Technical Program


Click here to download the program in .iCal format

November 28th, 2012

08:30-09:15   Registration  (Salle des Gardes)

09:15-09:45   Opening session  (Cellier Benoît XII)

09:45-10:30   Keynote 1  (Cellier Benoît XII)

  • Energy efficiency in today's MPSoC and UTBB FDSOI technology benefits
    Edith Beigné, CEA-LETI MINATEC

    The objective of the talk is to give an overview of high energetic efficiency background, issues and solutions. Nowadays, main trends in complex MPSoC in order to improve the global circuit performances can be resumed to 'high energetic efficiency'. Power management is performed with two main objectives: reduce the global power and increase the global energetic efficiency. The term 'performance' does not anymore only mean high frequency but also low power. It is obvious that when we reduce the global power, we increase the delays and the HP (High Performance)/LP (Low Power) trade-off is extremely difficult to reach. It becomes thus mandatory to estimate the global energetic efficiency to ensure that, at a given frequency, the power consumed is minimum. At architectural level, adaptive circuits open the possibility to find an optimum power/frequency point from ultra low power to very high frequency. In addition, UTBB FDSOI technology brings speed and power benefits of a full node migration, compared to same node Bulk technology. It is also offering today great perpectives allowing MPSoC platforms to handle very large operating supply voltage values and, at the same time, operate at the highest energetic efficiency. In the end, MPSOC platforms must be able to deliver short burst of power at very high frequency and overdrive supply voltage and also to operate at a minimum energy level at very low voltage, both with the smallest timing margins whatever the clock frequency and PVT triplet.

10:30-11:15   Session of parallel presentations 1  (Salle des Gardes)
Session chair: Fabien Soulier (LIRMM)

  • Synthesis of qubit models for logic functions
    Vladimir HAHANOV, Eugenia LITVINOVA, Svetlana CHUMACHENKO, Murad ABBAS (Kharkov National University of Radioelectronics)
  • VHDL modeling and top level simulation of complex mixed-signal IC designs
    Patrick ATTIA, Thibault KERVAON (NXP Semiconductors), André BAGUENIER DESORMEAUX (Cadence Design Systems SAS), Matthieu DENOUAL (GREYC-ENSICAEN)
  • An RF Receiver based on Current Conveyors for DVB-SH
    Hugo GARCIA VAZQUEZ, Víctor PéREZ, Roberto DíAZ, Sunil LALCHAND KHEMCHANDANI, Javier DEL PINO SUAREZ (Universidad de Las Palmas de Gran Canaria)
  • Interconnection Networks for Tightly Coupled Processors in FPGA
    Wilson JOSé, Mário VESTIAS, Horácio NETO (INESC-ID)
  • A unified formalism for side-channel and fault attacks on cryptographic circuits
    Bruno ROBISSON (CEA), Hélène LE BOUDER, Jean-Max DUTERTRE (ENSMSE), Assia TRIA (CEA-LETI)
  • Image Resolution Enhancement in Underwater Applications
    Eduardo QUEVEDO (Oceanic Platform of the Canary Islands), Gustavo CALLICO (University of Las Palmas de Gran Canaria), Félix TOBAJAS (Institute for Applied Microelectronics), Olivia RODRíGUEZ (University of Las Palmas de Gran Canaria), Valentín DE ARMAS (Institute for Applied Microelectronics)
  • On-chip Chaos Generation
    Josep ROSSELLO, Vincent CANALS, Antoni MORRO, Antoni OLIVER (Universitat de les Illes Balears)
  • FPGA-Based Platform design of a Bio-Inspired Medical Hearing : Prosody modification of speech
    Lotfi BENDAOUIA, Olivier ROMAIN (ETIS - UMR8051)

11:15-12:55   Sessions 1

11:15-12:55   Session 1A: Implementing algorithms in FPGA  (Cellier Benoît XII)
Session chair: Antonio Calomarde (UPC)

  • Design and Implementation of Floating-Point FFT Architectures for FPGA Devices
    Javier AGUSTIN, Miguel SANCHEZ, Pedro ECHEVERRIA, Marisa LOPEZ-VALLEJO (UPM)
  • FPGA implementation of the MVCA algorithm for remote sensing applications
    Sebastian LOPEZ (Institute for Applied Microelectronics), Pablo HORSTRAND (ABB), Gustavo CALLICO (University of Las Palmas de Gran Canaria), Jose LOPEZ, Roberto SARMIENTO (Institute for Applied Microelectronics)
  • FGPA implementation of QR decomposition for medium size matrices
    Sergio MUNOZ CAPÓ, Javier HORMIGO, Emilio L. ZAPATA (University of Malaga)
  • A Fault-Tolerant Implementation On FPGA of a Hopfield Neural Network
    Wassim MANSOUR (TIMA labs), Rafic AYOUBI (University of Balamand), Haissam ZIADE, Wassim EL FALOU (Lebanese University), Raoul VELAZCO (TIMA)

11:15-12:55   Session 1B: Transmitters  (Paneterie 1)
Session chair: Adoración Rueda (IMSE-CNM, CSIC)

  • Optical Transmitter for Ultra-Wide Band signals in the 3.168-3.696 GHz Frequency Range
    Rodrigo MACIEL, Nuno SOUSA, Henrique SALGADO,Joao OLIVEIRA, José MACHADO DA SILVA (INESC TEC)
  • Universal low frequency transceiver for biomedical applications in completely sealed titanium housings
    Waldemar GRUENWALD, Dirk JANSEN (Hochschule Offenburg)
  • Study of the analog baseband components of a WCDMA base station LINC transmitter
    Nico PROU (NXP Semiconductors), Corinne BERLAND (Crismat/ LaMIPS - ESIEE), Fabian RIVIÈRE (NXP Semiconductors)
  • Modeling and optimization of a low noise RF transmitter for cochlear implant application
    Umberto CERASANI (LEAT), Yannick VAIARELLO (LEAT / NEURELEC), William TATINIAN (LEAT), Gilles JACQUEMOD (IM2NP)

11:15-12:55   Session 1C: Around Sensors  (Paneterie 2)
Session chair: C. López Barrio (DIE, UPM)

  • High speed low power front-end system with adjustable peaking time for silicon detectors
    Rafael LÓPEZ DE AHUMADA, Trini SANCHEZ-RODRIGUEZ, Juan Antonio GALAN, Manuel SANCHEZ-RAYA, Raul JIMENEZ-NAHARRO (University of Huelva)
  • CMOS analog conditioning circuit for PIR sensors
    Gines DOMENECH-ASENSI, Felix MARTINEZ (Universidad Politecnica de Cartagena), Francisco FERNANDEZ-LUQUE (Ambient Intelligence and Interaction SLL), Ramon RUIZ-MERINO, Juan ZAPATA-PEREZ, Jose LOPEZ-ALCANTUD (Universidad Politecnica de Cartagena), Juan M. CARRILLO, Miguel DOMINGUEZ-PUERTAS (Universidad de Extremadura)
  • A hardware platform for Automotive Wireless Sensor Networks
    Ignacio DEL CASTILLO HERNáNDEZ, Roberto ESPER-CHAíN FALCON, Félix TOBAJAS, Valentín DE ARMAS (Institute for Applied Microelectronics)
  • Using a Wired Body Area Network for Locomation Data Acquisition.
    Fardin DEROGARIAN (INESC), Ruben DIAS, Joao FERREIRA, Vítor TAVARES (INESC Porto), José MACHADO DA SILVA (INESC TEC)

13:00-14:45   Lunch  (Espace Jeanne Laurent)

14:45-16:00   Sessions 2

14:45-16:00   Session 2A: Test and Verification  (Cellier Benoît XII)
Session chair: José Silva Matos (FE, UP)

  • Development of an UVM Environment for Functional Verification of Digital Systems
    Valentín DE ARMAS, Ruymán OJEDA, Zeneida PERDOMO, Félix TOBAJAS (Institute for Applied Microelectronics)
  • On-chip test comparison for protecting confidential data in secure ICs
    Jean DA ROLT, Giorgio DI NATALE, Marie-Lise FLOTTES, Bruno ROUZEYRE (LIRMM)
  • IEEE Std 1149.7: What? Why? Where?
    Francisco FERNANDES, Ricardo MACHADO (DEEC - FEUP), José FERREIRA (FEUP), Manuel GERICOTA (ISEP)

14:45-16:00   Session 2B: Communications  (Paneterie 1)
Session chair: Olivier Romain (ETIS-UCP)

  • L1 Signaling Mobility Performance in DVB-T2 Receivers
    Patricio LóPEZ, Cinta ORIA, Vicente BAENA, José GARCíA, Darío PéREZ-CALDERóN (Universidad de Sevilla)
  • Functional validation of MB-OFDM system using HW-in the loop
    Guixuan LIANG, Danping HE, Jorge PORTILLA, Teresa RIESGO (Universidad Politécnica de Madrid)
  • Simplified metrics for DVB-NGH MIMO decoders
    Dario PEREZ-CALDERON, Jose GARCIA DOBLADO, Patricio LOPEZ GONZALEZ, Ana Cinta ORIA ORIA, Vicente BAENA LECUYER (University of Seville)

14:45-16:00   Session 2C: Amplification  (Paneterie 2)
Session chair: Antonio Torralba (US)

  • Wide-Range CMOS Transconductor Based on FGMOS Regulated Cascode Current Followers
    Jose M. ALGUETA-MIGUEL, Antonio LOPEZ-MARTIN (Public University of Navarra), Jaime RAMIREZ-ANGULO (New Mexico State University), Ramon CARVAJAL (University of Seville)
  • Method to Evaluate Efficiency of Audio Class G Amplifier in Realistic Condition
    Patrice RUSSO, Gael PILLONNET, Nacer ABOUCHI, F. GOUTTI, S. TAUPIN (INL)
  • Low-Voltage Highly-Linear Class AB Current Mirror with Dynamic Cascode Biasing
    Fermin ESPARZA-ALFARO, Antonio LOPEZ-MARTIN (Public University of Navarra), Ramón GONZALEZ-CARVAJAL (Universidad de Sevilla), Jaime RAMIREZ-ANGULO (New Mexico State University)

16:00-17:15   Special Sessions

16:00-17:15   Special Session A: Variability and reliability in advanced integrated circuits and systems  (Cellier Benoît XII)
Organizers: Nadine Azemard (LIRMM) and Antonio Rubio (UPC)

  • Keynote: Variability aware & low power IC design in advanced technologies
    Marc Belleville, CEA-Leti, Grenoble
  • Research Experiences: Variability and Reliability Evaluation in SPICE simulators by means of RELAB
    Montse Nafria, UAB, Barcelona
  • Research Experiences: The Terascale Reliable Adaptive Memory System Project
    Antonio Rubio, UPC, Barcelona
  • Research Experiences: : Monitoring: a lifeboat in a varying environment
    Marisa Lopez-Vallejo, UPM, Madrid
  • Research Experiences: Adaptive systems for variability compensation
    Francesc Moll, UPC, Barcelona
  • Research Experiences: VARI Workshop Overview
    Nadine Azemard, LIRMM, Montpellier

16:00-17:15   Special Session B: Biomedical systems and devices  (Paneterie 1)
Organizer: Olivier Romain (ETIS - UCP)

  • 1. 13.56MHz-based pressure sensor dedicated for the monitoring of abdominal aortic aneurysm
    Olivier Romain (ETIS - UCP), Andrea Pinna (LIP6 - UCP), Alexandre Goguin (ETIS - UCP), Patrick Garda (LIP6 - UPMC), H. Talleb (L2E - UPMC), D. Lautru L2E - UPMC), J. Wiart (Orange-Lab), Pierre Yves Lagrée (IJLRA - UPMC), Michel Bonneau (INRA), Chantal Kang (INRA), Miguel Fernandez (INRIA), Jean-Frédéric Gerbeau (INRIA), Valérie Deplano (IRPHE), Bernard Berthier, Cécile Legallais (UTC) and Pascal Leprince (APHP)
  • FPGA-Based Platform design of a Bio-Inspired Medical Hearing : Prosody modification of speech
    L. Bendaouia, F. Ykhlef (CDTA), H. Salhi (Saad Dahleb University), M. Karabernou, L. Kessal (ETIS - ENSEA), O. Romain (ETIS - UCP) and B. Granado (ETIS - ENSEA)
  • Embeddable Automatic Polyp Detection for Videoendoscopy and Wireless Videoendoscopy Images Analysis
    J. Cases (ETIS - UCP), A. Histace (ETIS - UCP), O. Romain (ETIS - UCP), X. Dray (APHP), B. Granado (ETIS -ENSEA)

16:00-17:15   Special Session C: Hardware security  (Paneterie 2)
Organizers: Jean-Max Dutertre (ENSMSE), Bruno Robisson (CEA-LETI)

  • Attacks on secure devices
    Jessy Clédière, CEA - Leti / CESTI
  • Protecting embedded systems through system level security mechanisms: from boot-up to steady state execution
    Guy Gogniat, UBS/ Lab-STICC
  • Hardware Security Design - From Secure Architecture to Secure Logic
    Lilian Bossuet, CNRS, UMR 5516, Laboratoire Hubert Curien

17:15-17:45   Coffee Break  (Salle des Gardes)

17:45-19:00   Sessions 3

17:45-19:00   Session 3A: Fault Injection and Mitigation  (Cellier Benoît XII)
Session chair: Joan Figueras (UPC)

  • Comparison of FPGA Platforms for Emulation-based Fault Injections using Run-Time Reconfiguration
    Mohamed BEN-JRAD, Regis LEVEUGLE (TIMA)
  • System Fault-tolerance Analysis of Small Satellite On-board Computers
    Dmitry BURLYAEV, Rene VAN LEUKEN (Delft University of Technology)
  • Approximate Logic Functions for SET Mitigation in Sequential Circuits
    Antonio SANCHEZ, Luis ENTRENA, Mario GARCIA VALDERAS, Celia LOPEZ-ONGIL (Universidad Carlos III de Madrid)

17:45-19:00   Session 3B: Converters  (Paneterie 1)
Session chair: Eugeni García (UIB)

  • Effect of Circuit Errors on Hybrid Continuous-Time/Discrete-Time Sigma-Delta Modulators
    Gerardo GARCíA-SáNCHEZ, Jose DE LA ROSA (IMSE-CNM (CSIC/Universidad de Sevilla))
  • A 65 nm 8 bits current DAC with gate leakage current compensation
    Raimon CASANOVA MOHR, Angel DIEGUEZ BARRIENTOS (Universitat de Barcelona)
  • Digital Modular Control of High Frequency DCDC Converters
    Abilio PARREIRA (IST/INESC-ID), Floriberto LIMA (Silicongate Lda.), Marcelino SANTOS (IST/INESC-ID)

17:45-19:00   Session 3C: More than CMOS  (Paneterie 2)
Session chair: Andrea Pinna (LIP6-UCP)

  • Accurate Frequency Counting Architecture for Vibrating Accelerometers on FPGA
    Baptiste MARECHAL, Jean GUERARD (ONERA), Frédérick MAILLY, Pascal NOUET (LIRMM), Guillaume PAPIN, Raphael LEVY, Olivier LE TRAON (ONERA)
  • Built-In Test of MEMS Capacitive Accelerometers for Field Failures and Aging Degradation
    Alvaro GOMEZ-PAU, Ricard SANAHUJA, Luz BALADO (UPC Electronic Engineering), Joan FIGUERAS (UPC)
  • Model Validation and Simulation Framework for Novel Nanometer Devices and its Application to the Memristor
    Fernando GARCíA, Marisa LOPEZ-VALLEJO, Pablo ITUERO, Carlos LOPEZ BARRIO (UPM)

19:00-20:30   Welcome cocktail



Nov 29th, 2012

08:30-09:15   Keynote 2  (Cellier Benoît XII)

  • 3D system integration under manufacturability limits
    Mustafa Badaroglu, IMEC

    So far cmos scaling enabled simultaneous system throughput scaling thanks to concurrent delay, power, and area shrinks with thanks to Moore's law. System scaling is getting more difficult with the limitations in interconnect and memory bandwidth/power as well as the difficulties and cost of integrating non-digital blocks in the same silicon with digital. In order to solve bandwidth/power and cost barriers in system scaling, one possibility is to vertically stack chips using through silicon via (tsv) technology. Realization of tsv technology in industrial products will heavily depend on the combination of enhanced performance, reliabil- ity and low cost. In this talk we will go through these challenges faced during 3d integration and on ways and precautions to tackle during design for cost/yield-aware 3d manufacturing.

09:15-10:30   Sessions 4

09:15-10:30   Session 4A: Security  (Cellier Benoît XII)
Session chair: Salvador Bracho del Pino (TEISA, UNICAN)

  • Is Side-Channel Analysis really reliable for detecting Hardware Trojans?
    Giorgio DI NATALE, Sophie DUPUIS, Bruno ROUZEYRE (LIRMM)
  • SET Fault Injection Attacks on a Hardware Implementation of the SHA Cypher
    Maxi AREVALO GARBAYO, Marta PORTELA-GARCIA, Celia LOPEZ-ONGIL, Mario GARCIA-VALDERAS, Luis ENTRENA (Universidad Carlos III de Madrid)
  • Investigation of timing constraints violation as a fault injection means
    Loic ZUSSA, Jean-Max DUTERTRE (ENSMSE), Jessy CLéDIèRE (CEA-LETI), Bruno ROBISSON (CEA), Assia TRIA (CEA-LETI)

09:15-10:30   Session 4B: Analog Test  (Paneterie 1)
Session chair: Miquel Roca Adrover (UIB)

  • A Tool for Statistical Modelling by Means of Copulas of Analog and Mixed-Signal Circuits
    Ahcene BOUNCEUR, Reinhardt EULER, Kamel BEZNIA (Lab-STICC), Bilal SAOUD (Universite de Bejaia), Salvador MIR (TIMA Laboratory)
  • Fault List Compression for Cost-Effective Analogue and Mixed-Signal Fault Simulation
    Nuno GUERREIRO, Marcelino SANTOS, Joao TEIXEIRA (IST / INESC-ID)
  • ActIC: Automated Characterization Test of Mixed-signal Integrated Circuits
    Tiago MOITA, Tiago MOITA, Carlos ALMEIDA, Marcelino SANTOS (IST/INESC-ID)

09:15-10:30   Session 4C: Low power  (Conclave)
Session chair: Teresa Riesgo (UPM)

  • Power-State Control Methods for a Battery State-of-Charge Dependent Graceful Degradation in an ARM-based Embedded System
    Juan Jose CASTRO, Enrique CONTRERAS (GDEM), Eduardo JUAREZ, Jaime HERRERA, Fernando PESCADOR, Cesar SANZ (Universidad Politecnica de Madrid)
  • Energy consumption variations due to capacitive coupling in a CMOS 0.12um Technology
    Jesus SANCHEZ (Universidad del País Vasco), Miquel ROCA, Eugeni ISERN (Universitat de les Illes Balears), Jose Miguel GIL-GARCIA, Jerónimo QUESADA, Jose Antonio SAINZ (Universidad del Pais Vasco)
  • Towards nano-powered voltage reference regulators/circuits for ultra-low power portable electronics
    Jordi COLOMER FARRARONS, Pere MIRIBEL CATALà (Universitat de Barcelona), Chris VAN LIEMPD, Chris VAN HOOF (IMEC - Holst Centre), Josep SAMITIER (IBEC)

10:30-11:15   Session of parallel presentations 2  (Paneterie 3)
Session chair: Fabien Soulier (LIRMM)

  • Real-time Implementation in FGPA of a Super-Resolution Algorithm using Macro-Block Execution Flow
    Tomasz SZYDZIK, Gustavo CALLICO, Antonio NUNEZ (ULPGC)
  • RF specification driven by Multi-Objective Optimization Method
    Papy NDUNGIDI KIAZAYILA (University of Mons), Hugo GARCíA VáZQUEZ (ULPGC-IUMA), Javier DEL PINO SUáREZ (Universidad de Las Palmas de Gran Canaria), Fortunato DUALIBE, Carlos VALDERRAMA (University of Mons)
  • A Time-Efficient Simulation Flow for DAC Characterization & Optimization
    Patcharee KONGPARK, Laurent LATORRE, Frédérick MAILLY, Pascal NOUET (LIRMM)
  • 16 Level 0 to 36dB Automatic Gain Control With Adaptive Compensation
    Jesus AGUADO-RUIZ, Antonio LOPEZ-MARTIN, Jaime RAMIREZ-ANGULO (Public University of Navarra)
  • State of the Art and Trends of Partially Reconfigurable System Design Frameworks
    Mikel GARAY, Javier DEL SER (Tecnalia), Uli KRETZSCHMAR, Armando ASTARLOA (University of the Basque Country)
  • A Monitoring System for Secondary Substations using a Wireless Sensor Network
    Ricardo FARIA, Helena SARMENTO (IST)
  • tLIFTING: an Open-Source Delay-Annotated Fault Simulator
    Giorgio DI NATALE, Marie-Lise FLOTTES, Feng LU, Bruno ROUZEYRE (LIRMM)
  • Electromyostimulation and EMG real time device with muscle fatigue estimation
    Maxime YOCHUM, Toufik BAKIR, Stéphane BINCZAK (LE2I CNRS UMR 6306), Romuald LEPERS (INSERM U1093)
  • B-Splines Based Built-in Self-Testing of a RF Power Amplifier
    Jose BORGES, António ARAúJO (Universidade do Porto - Faculdade de Engenharia), José MACHADO DA SILVA (INESC TEC)

11:15-12:55   Sessions 5

11:15-12:55   Session 5A: High-Level Architectures and Algorithms  (Cellier Benoît XII)
Session chair: Juan Carlos López (Universidad de Castilla-La Mancha)

  • A virtual platform for performance estimation of OpenMP programs
    Pablo GONZáLEZ DE ALEDO, Javier GONZáLEZ, Pablo SANCHEZ (University of Cantabria)
  • Profiling Tool for the Performance Analysis of Scalable Video Decoding
    Abelardo BAEZ QUEVEDO, Gustavo CALLICO (University of Las Palmas de Gran Canaria), Sebastian LOPEZ, Jose LOPEZ, Roberto SARMIENTO (Institute for Applied Microelectronics)
  • Handling Out-of-order Arrival for Parallel Streaming Applications on Clustered MPSoC
    Daniela GENIUS, Khouloud ZINE EL ABIDINE (LIP6)
  • An Area-Efficient Radix 2^8 FFT Algorithm for DVB-T2 Receivers
    Marta TURRILLAS, Igone VéLEZ, Juan F. SEVILLANO, Andoni IRIZAR, Ainhoa CORTéS (CEIT)

11:15-12:55   Session 5B: ADC  (Paneterie 1)
Session chair: Eugeni Isern Riutort (UIB)

  • A 0.2pJ/conversion-step 6-bit 200MHz flash ADC with redundancy
    Hala DARWISH, Gildas LEGER, Adoracíon RUEDA (Seville Microelectronic Institution)
  • A new 1.7GS/s 6-bit Flash A/D Converter
    Lampros MOUNTRICHAS, Theodore LAOPOULOS, Stylianos SISKOS (Aristotle Univ. of Thessaloniki)
  • A 10-Bit in-Pixel ADC for a CMOS Image Sensor using three-dimensional integration technology
    Fernando RAYMUNDO, Phillipe MARTIN-GONTHIER, ROMAIN MOLINA, SEBASTIEN ROLANDO, PIERRE MAGNAN (ISAE)
  • Analysis and optimization of dynamically reconfigurable regenerative comparators for ultra-low power 6-bit TC-ADCs in 90nm CMOS technologies
    V NAVARRO, Javier SOSA, Juan MONTIEL-NELSON (Institute for Applied Microelectronics)

11:15-12:55   Session 5C: Low-level Modeling  (Conclave)
Session chair: Ahcène Bounceur (Univ. Brest)

  • Limitations of CAD Tools for Modeling Transistors that Implement Large Resistors
    Elena CABRERA, Clara LUJAN, Ramon CARVAJAL, Jaime RAMIREZ-ANGULO (University of Seville)
  • Extending the Closed-form Expressions For Substrate Resistance and Capacitance Extraction for practical non-ideal shapes
    Yiorgos BONTZIOS (Aristotle Univ. of Thessaloniki), Michael DIMOPOULOS (TIMA Laboratory), Alexandros DIMITRIADIS, Alkis HATZOPOULOS (Aristotle University of Thessaloniki)
  • Semi-empirical model of MOST and passive devices focused on narrowband RF blocks
    Rafaella FIORELLI (Universidad de Sevilla- IMSE CNM), Fernando SILVEIRA (Universidad de la República), Adoracíon RUEDA (Seville Microelectronic Institution), Eduardo PERALíAS (Universidad de Sevilla- IMSE CNM)
  • Compact Variation-Aware Standard Cell Models for Statistical Static Timing Analysis Incorporating Resistive-Capacitive Loads
    Seyed-Abdollah AFTABJAHANI, Linda MILOR (Georgia Tech)

13:00-14:45   Lunch  (Espace Jeanne Laurent)

14:45-16:00   Sessions 6

14:45-16:00   Session 6A: SRAM and Magnetic RAM  (Cellier Benoît XII)
Session chair: Régis Leveugle (TIMA)

  • Mitigation strategies of the variability in 3T1D cell memories scaled beyond 22nm
    Esteve AMAT, Carmen ALMUDEVER, Nivard AYMERICH, Ramon CANAL, Antonio RUBIO (UPC)
  • SRAM Stability Metric under Transient Noise
    Elena Ioana VATAJELU (LIRMM), Alvaro GOMEZ-PAU (UPC Electronic Engineering), Michel RENOVELL (LIRMM), Joan FIGUERAS (UPC)
  • Magnetic-Memory based Dynamically Reconfigurable Array
    Victor SILVA (INESC-ID), Jorge FERNANDES (INESC-ID / IST), Mário VéSTIAS, Horácio NETO (INESC-ID)

14:45-16:00   Session 6B: Simulators  (Paneterie 1)
Session chair: Salvador Manich (UPC)

  • An IR-Drop Simulation Principle Oriented to Delay Testing
    Marina APARICIO RODRIGUEZ, Mariane COMTE, Florence AZAIS, Michel RENOVELL (LIRMM), Jie JIANG, Ilia POLIAN (University of Passau), Bernd BECKER (Albert-Ludwigs-University)
  • SIMULATION OF ATTACKS IN WIRELESS SENSOR NETWORK
    Alvaro DIAZ, Pablo SANCHEZ (University of Cantabria), Juan SANCHO, Juan RICO (TST)
  • Backend Dielectric Reliability Full Chip Simulator
    Muhammad BASHIR, Chang-Chih CHEN, Linda MILOR, Dae Hyun KIM, Sung Kyu LIM (Georgia Tech)

14:45-16:00   Session 6C: Detectors  (Conclave)
Session chair: João Canas Ferreira (INESC - Univ. do Porto)

  • 144 Channel Measurement IC for CZT Sensors with Energy and Time Resolution
    Matthias VOLKER, Johann HAUER (Fraunhofer IIS), Jose Maria BENLLOCH, Antonio SORIANO - ASENSI, Filomeno SANCHEZ (I3M, Centro mixto CSIC-UPV-CIEMAT), Jorge CARRASCAL, Jose-Manuel CELA, Luciano ROMERO (Scientific Instrumentation Division, Department of Technology, CIEMAT, Madrid)
  • Silicon-based detectors for sub-millimeter passive imaging
    Olivier DOUSSIN, Damienne BAJON, Thierry PARRA, Pierre MAGNAN, S. WANE (ISAE/LAAS)
  • Development of Monolithic Detector Systems using SOI technologies
    Paula ALVAREZ (Universitat Autonoma de Barcelona), Lawrence SOUNG YEE (Université Catholique de Louvain), Elena MARTIN (Universitat Autonoma de Barcelona), Eduardo CORTINA (Université Catholique de Louvain), Carles FERRER (Universitat Autonoma de Barcelona)

16:00-17:15   Panel  (Conclave)

  • New formats in Future University Education. Their influence in Electronics Education
    Organizer: Pr. Javier Uceda, University Carlos III de Madrid


17:15-23:30   Social Event



Nov 30th, 2012

09:15-10:30   Sessions 7

09:15-10:30   Session 7A: 3D  (Cellier Benoît XII)
Session chair: Antonio Rubio (UPC)

  • Adaptive Self Test of Defective TSVs
    Rosa RODRIGUEZ-MONTANES, Daniel ARUMI, Joan FIGUERAS (UPC)
  • Modeling the Capacitive Coupling between TSV arrays and Interconnects in 3D ICs with fitting-based closed-form relations
    Nikitas THOMAREIS, Yiorgos BONTZIOS (Aristotle Univ. of Thessaloniki), Michael DIMOPOULOS (TIMA Laboratory (CNRS-INP-UJF)), Alkis HATZOPOULOS (Aristotle University of Thessaloniki)
  • Resistive-Open Defect Analysis for Through-Silicon-Vias
    C. METZLER, Aida TODRI, Alberto BOSIO, Luigi DILILLO, Patrick GIRARD, Arnauld VIRAZEL (LIRMM)

09:15-10:30   Session 7B: Image  (Paneterie 1)
Session chair: Armando Roy (Univ. Zaragoza)

  • Design Space Exploration for High-Accuracy 1-Dimensional Edge Detection
    José ALVES, Paulo PEREIRA (Faculdade de Engenharia da Universidade do Porto), Pedro DINIZ (INESC-ID)
  • Accelerating lossy hyperspectral image compression on a GPU
    Lucana SANTOS FALCóN (University of Las Palmas de Gran Canaria), Raffaele VITULLI (European Space Agency), Sebastian LOPEZ (Institute for Applied Microelectronics), Gustavo CALLICO (University of Las Palmas de Gran Canaria (ULPGC)), Jose LOPEZ, Roberto SARMIENTO (Institute for Applied Microelectronics)
  • Enhanced single-photon avalanche diode arrays with the gated operation
    Eva VILELLA, Anna VILà, Atilà HERMS, Angel DIéGUEZ (University of Barcelona)

09:15-10:30   Session 7C: Digital Platforms  (Paneterie 2)
Session chair: Marisa López-Vallejo (UPM)

  • Reconfigurable Computing Cluster:Three domains architecture solution.
    Francisco SáNCHEZ MOLINA, Julio DONDO, Fernando RINCóN, Francisco MOYA, Juan LOPéZ (UCLM)
  • OpenMAX Compliant Heterogeneous Multimedia Embedded Plaftorm
    David DE LA FUENTE, Jesús BARBA, Julio DONDO, Fernando RINCON, Juan LOPéZ (UCLM)
  • Automatic synthesis of embedded SW Communications from UML/marte models supporting memory space separation
    Héctor POSADAS, Pablo PENIL, Alejandro NICOLáS, Eugenio VILLAR (Univ. of Cantabria)

10:30-11:15   Session of parallel presentations 3  (Paneterie 3)
Session chair: Fabien Soulier (LIRMM)

  • Implementation of Precise Time Synchronization in FPGAs: State of the Art
    Naiara MOREIRA (UPV/EHU), Alain GARCIA (SoC-e), Armando ASTARLOA, Jesús LáZARO, José Ángel ARAUJO (University of the Basque Country UPV/EHU)
  • A novel fast and efficient GPS detection method
    Daniel ALCARAZ, Javier SOSA, Juan MONTIEL (Institute for Applied Microelectronics)
  • Toward Functional Verifying a Family of SystemC descriptions
    Tun LI, Jun YE, QingPing TAN, , Mingsheng TANG (NUDT)
  • CookieLibs: An Intuitive Software Platform For Controlling Cookies Wireless Sensor Nodes
    Gabriel MUJICA, Víctor ROSELLó, Jorge PORTILLA, Teresa RIESGO (Universidad Politécnica de Madrid)
  • A New Design of An Over-Current/Short-Circuit Protection System for Low-Drop Out Regulators
    ILIAS PAPPAS, Vasileios KALENTERIDIS, Stylianos SISKOS (Aristotle Univ. of Thessaloniki), Spyridon VLASSIS (University of Patras)
  • Investigation of partial reconfiguration techniques in autonomous fault tolerant systems
    Víctor GARCíA (Escuela Técnica Superior Ingeniería Industrial y de Telecomunicaciones de Bilbao), Armando ASTARLOA (University of the Basque Country), Maitane SANTAMARIA (Escuela Técnica Superior Ingeniería Industrial y de Telecomunicaciones de Bilbao), Mikel GARAY (Tecnalia)
  • An enhanced Q-tuning concept for biquad OTA-C filters
    Joan FONT-ROSSELLó, eugeni ISERN, miquel ROCA, Rodrigo PICOS, Eugenio GARCIA-MORENO (UIB)

11:15-12:55   Sessions 8

11:15-12:55   Session 8A: Biomedical Application  (Cellier Benoît XII)
Session chair: Stéphane Binczak (Univ. de Bourgogne)

  • Modelling an implantable sensor system for restenosis monitorization in the pulmonary artery
    Jose MIGUEL, Roman MOZUELOS, Mar MARTINEZ (Universidad de Cantabria)
  • An Impedance-Based Microscopy for Cell-Culture Imaging Using Microelectrode Sensors
    Alberto OLMO, Gloria HUERTAS, Alberto YUFERA (Seville Microelectronics Institute)
  • 1-V CMOS Bulk-Driven Instrumentation Amplifier for Indirect Blood Pressure Measurement
    Juan M. CARRILLO (University of Extremadura), Guido TORELLI (Università di Pavia), Miguel A. DOMíNGUEZ, Raquel PéREZ-ALOE, José M. VALVERDE, J. Francisco DUQUE-CARRILLO (University of Extremadura)

11:15-12:55   Session 8B: Analog Modules and High Current Application  (Paneterie 1)
Session chair: Mariane Comte (LIRMM)

  • A Charge Transfer Scheme for Effciency Optimization in Integrated Charge Pumps
    Alessandro CABRINI, L. GOBBI, Guido TORELLI (Università di Pavia)
  • Model Based Automatic Selection of Support Shapes in Interconnects Corner Bends For High Currents Applications
    Jean-Marie JONQUèRES, Jean-Michel PORTAL (IM2NP-UMR CNRS 6242)
  • Closed loop controlled ring oscillator: a variation tolerant self-adaptive clock generation architecture
    Jordi PéREZ-PUIGDEMONT, Antonio CALOMARDE, Francesc MOLL (UPC)
  • Internally compensated LDO regulator based on the Folded FVF
    Jose HINOJO, Clara LUJAN, Antonio TORRALBA, Jaime RAMIREZ-ANGULO (University of Seville)

11:15-12:55   Session 8C: RF  (Paneterie 2)
Session chair: Patrick Garda (LIP6)

  • A Low Power LC-VCO and a Fast Divider for DVB-SH Applications
    Rubén PULIDO MEDINA (Universidad de Las Palmas de Gran Canaria), Enara ORTEGA GARCíA (IUMA), Dailos Badel RAMOS VALIDO, Sunil LALCHAND KHEMCHANDANI, Javier DEL PINO SUáREZ (Universidad de Las Palmas de Gran Canaria)
  • A Reconfigurable CMOS Power Amplifier based on Switched Power Cells for 3GPP LTE Applications
    Adrien TUFFERY, Nathalie DELTIMPLE, Bernardo LEITE (IMS Laboratory), Philippe CATHELIN, Vincent KNOPIK (ST-Ericsson), Eric KERHERVé (IMS Laboratory)
  • A CMOS LOW VOLTAGE FOLDED CASCODE LNA FOR WIDEBAND APPLICATIONS
    Sergio ROSINO RINCóN, Dailos Badel RAMOS VALIDO (Universidad de Las Palmas de Gran Canaria), Hugo GARCíA VáZQUEZ (ULPGC-IUMA), Rubén PULIDO MEDINA, Sunil LALCHAND KHEMCHANDANI, Javier DEL PINO SUáREZ (Universidad de Las Palmas de Gran Canaria)

12:55-13:10   Closing  (Cellier Benoît XII)

13:10-14:45   Lunch  (Espace Jeanne Laurent)

Conference Sponsor

LIRMM NXP
CEA LETI

General Information

Michel Renovell - Serge Bernard
LIRMM
renovell@lirmm.fr, bernard@lirmm.fr

Program Information

Patrick Garda
UPMC - LIP6
Patrick.Garda@upmc.fr