


“Analogue Network of Converters”: a DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SoC

V. Kerzérho^{1 2}, P. Cauvet², S. Bernard¹, F. Azais¹, M. Comte¹ and M. Renovell¹

¹LIRMM, University of Montpellier / CNRS, France

²Philips France Semiconducteurs, France

Complex SoC or SiP



- One Chip Set-top Box: 2 ADC, 6 DAC...
- Video decoder: 12 ADC, 2 DAC, ...


Testing Complex SoC or SiP

■ Context:

- ✓ Expensive ATE
 - With mixed-signal option
 - Up-to-date performances
- ✓ Time consuming
 - Test mixed-signal circuits (converters)
 - Limited number of mixed-signal resources => no concurrent test

■ Objective:


- ✓ Test of converters
- ✓ Use Low-cost ATE
- ✓ Reduce the Testing Time
- ✓ Guarantee Test Quality



- ANC Principle
- Test Method
- Didactic Example
- Generalization
- Results
- Conclusion

ANC Principle


Analog Network of Converters (ANC)




Fully Digital Test of Converters

ANC Principle

Analog Network of Converter Principle



Multi-configuration \Rightarrow Test of every converter




Outline



- ANC Principle
- **Test Method**
- Didactic Example
- Generalization
- Results
- Conclusion

Converter Parameters



■ Dynamic Parameters

✓ THD

✓ SINAD

✓ SFDR


✓ ENOB

} Directly defined by
Harmonics

■ Static Parameters

✓ INL


} Direct correlation*




Harmonics => Converter Parameters

* "Comparison Between Spectral-Based Methods for INL Estimation and Feasibility of Their Implantation",
V. Kerzerho, S. Bernard, J.M. Janik, P. Cauvet, Proc. IEEE International Mixed-Signal Testing Workshop, pp. 270-275, 2005.

Test Method



Hypothesis:
- Linear Phase




$x(n) +$ quantification noise

$$s(n) = x_1(n) + \sum_{k \geq 2} H_{adc_k}^{FS} \cos \left[k \cdot \left(\frac{2\pi \cdot f_{in}}{f_s} n + \varphi_0 \right) \right]$$


$H_{meas_k} = H_{adc_k}^{FS} \quad \forall k \geq 2$ lth harmonics of the converter at FS

Test Method




Hypothesis:

- Linear Phase
- Same Full Scale
- Single Tone
($H_{dac_k} \ll Fund$)



$$s(n) = x_1(n) + \sum_{k \geq 2} (H_{dac_k}^{FS} + H_{adc_k}^{FS}) \cos \left[k \cdot \left(\frac{2\pi \cdot f_{in}}{f_s} \cdot n + \varphi_0 \right) \right]$$

$H_{meas_k} = H_{dac_k}^{FS} + H_{adc_k}^{FS} \quad \forall k \geq 2$ One equation **but** two unknowns



Outline




- ANC Principle
- Test Method
- **Didactic Example**
- Generalization
- Results
- Conclusion

Didactic Example

12


Context



Three sets of parameters to be evaluated: $H_{dac1}_k^{FS}$, $H_{dac2}_k^{FS}$, $H_{adc1}_k^{FS}$

Didactic Example


Configuration C(1,1): First equation



$$H_{meas1_k} = H_{dac1_k}^{FS} + H_{adc1_k}^{FS}$$


Didactic Example

Configuration C(1,1): Second equation




$$\left\{ \begin{array}{l} H_{\text{meas}1_k} = H_{\text{dac}1_k}^{\text{FS}} + H_{\text{adc}1_k}^{\text{FS}} \\ H_{\text{meas}2_k} = H_{\text{dac}2_k}^{\text{FS}} + H_{\text{adc}1_k}^{\text{FS}} \end{array} \right.$$

Configuration C(1,1): Third equation



$$H_{conv}_k^{FS} \neq H_{conv}_k^{FS/2}$$


$$\left\{ \begin{aligned} H_{meas1}_k &= H_{dac1}_k^{FS} + H_{adc1}_k^{FS} \\ H_{meas2}_k &= H_{dac2}_k^{FS} + H_{adc1}_k^{FS} \\ H_{meas3}_k &= H_{dac2}_k^{FS/2} + H_{adc1}_k^{FS/2} \end{aligned} \right.$$



New equation **but** two new unknowns

Didactic Example


Configuration C(2,1): Fourth equation




$$\left\{ \begin{array}{l} H_{meas1_k} = H_{dac1_k}^{FS} + H_{adc1_k}^{FS} \\ H_{meas2_k} = H_{dac2_k}^{FS} + H_{adc1_k}^{FS} \\ H_{meas3_k} = H_{dac2_k}^{FS/2} + H_{adc1_k}^{FS/2} \\ H_{meas4_k} = H_{dac1_k}^{FS} + H_{dac2_k}^{FS/2} \cos(k.\pi) + H_{adc1_k}^{FS/2} \end{array} \right.$$

Didactic Example

Configuration C(2,1): fifth equation




$$\left\{ \begin{array}{l} H_{meas1_k} = H_{dac1_k}^{FS} + H_{adc1_k}^{FS} \\ H_{meas2_k} = H_{dac2_k}^{FS} + H_{adc1_k}^{FS} \\ H_{meas3_k} = H_{dac2_k}^{FS/2} + H_{adc1_k}^{FS/2} \\ H_{meas4_k} = H_{dac1_k}^{FS} + H_{dac2_k}^{FS/2} \cos(k \cdot \pi) + H_{adc1_k}^{FS/2} \\ H_{meas5_k} = H_{dac1_k}^{FS} + H_{dac2_k}^{FS/2} \cos(k \cdot \phi_1) + H_{adc1_k}^{FS} \cos(k \cdot \phi_2) \end{array} \right. \quad \left\{ \begin{array}{l} \phi_1 = \pi - 2 \cdot \arccos(1/4) \\ \phi_2 = \pi - \arccos(1/4) \end{array} \right.$$



- ANC Principle
- Test Method
- Didactic Example
- **Generalization**
- Results
- Conclusion


Test Procedure



$$H_{meas}_k = H_{dac}_k^{FS} + H_{adc}_k^{FS}$$


Step	# Tested convert.	Equi. test time
#1	3	5

Test Procedure



Step	# Tested convert.	Equi. test time
#1	3	5
#2	3	1

Test Procedure




Dynamic Process

Step	# Tested convert.	Equi. test time
#1	3	5
#2	3	1
#3	6	1
#4	12	1

Summary


- Significant Parameters of Each Converter
 - ✓ SFDR, THD, INL...
- Low-cost ATE
 - ✓ Fully Digital Testing
- Testing Time
 - ✓ Dynamic Process + Digital resources ➡ Concurrent testing



Outline




- ANC Principle
- Test Method
- Didactic Example
- Generalization
- **Results**
- Conclusion



- Realistic Models of 12-bit Converters
 - ✓ INL from measurement on real converter
 - ✓ Jitter
 - ✓ White noise

Simulation Results: Harmonic Estimation



- On 15 different converters

✓ for $H_k > \text{noise floor} \Rightarrow \text{max. estimation error} = 3.5\text{dB}$

Simulation Results: Parameter Estimation

<i>Converter Number</i>	<i>Wanted THD (dB)</i>	<i>THD estimation (dB)</i>	<i>THD error (dB)</i>	<i>Wanted SFDR (dB)</i>	<i>SFDR Estimation (dB)</i>	<i>SFDR error (dB)</i>
#1	-59.1	-59.0	-0.1	68.8	69.3	-0.5
#2	-58.0	-57.9	-0.1	69.3	69.9	-0.6
#3	-58.2	-58.2	0	67.9	67.5	0.4
#4	-64.3	-63.9	-0.4	69.4	68.9	0.5
#5	-66.7	-66.9	0.2	70.9	71.1	-0.2
#6	-61.7	-58.8	-2.9	63.4	64.2	-0.8
#7	-48.1	-48.1	0	67.1	66.3	0.8
#8	-62.7	-62.2	-0.5	65.4	64.7	0.7
#9	-60.7	-60.9	0.2	64.9	65.5	-0.6
#10	-59.7	-59.7	0	62.2	62.2	0
#11	-61.5	-61.8	0.3	64.0	65.1	-1.1
#12	-61.6	-61.4	-0.2	62.8	62.8	0
#13	-70.4	-69.6	-0.8	71.1	67.4	3.7
#14	-55.5	-55.6	0.1	65.0	65.0	0
#15	-64.0	-63.6	-0.4	68.6	68.4	0.2

Simulation Results: Parameter Estimation

<i>Converter Number</i>	<i>Wanted THD (dB)</i>	<i>THD estimation (dB)</i>	<i>THD error (dB)</i>	<i>Wanted SFDR (dB)</i>	<i>SFDR Estimation (dB)</i>	<i>SFDR error (dB)</i>
#1	-59.1	-59.0	-0.1	68.8	69.3	-0.5
#2	-58.0	-57.9	-0.1	69.3	69.9	-0.6
#3	-58.2	-58.2	0	67.9	67.5	0.4
#4	-64.3	-63.9	-0.4	69.4	68.9	0.5
#5	-66.7	-66.9	0.2	70.9	71.1	-0.2
#6	-61.7	-58.8	-2.9	63.4	64.2	-0.8
#7	-48.1	-48.1	0	67.1	66.3	0.8
#8	-62.7	-62.2	-0.5	65.4	64.7	0.7
#9	-60.7	-60.9	0.2	64.9	65.5	-0.6
#10	-59.7	-59.7	0	62.2	62.2	0
#11	-61.5	-61.8	0.3	64.0	65.1	-1.1
#12	-61.6	-61.4	-0.2	62.8	62.8	0
#13	-70.4	-69.6	-0.8	71.1	67.4	3.7
#14	-55.5	-55.6	0.1	65.0	65.0	0
#15	-64.0	-63.6	-0.4	68.6	68.4	0.2

Experimental Results (real circuits)

12-bit ADC: TDA9910

ADC	Expected THD (dB)	Estimated THD (dB)	Estimat. Error (dB)	Expected SFDR (dB)	Estimated SFDR (dB)	Estima. Error (dB)
#1	66.4	66.0	0.4	-66.9	-66.9	0.0
#2	64.8	65.9	-1.1	-67.2	-65.6	-1.6
#3	70.4	69.4	1.0	-70.7	-72.1	1.4
#4	63.2	63.6	-0.4	-67.8	-65.3	-2.5

Analog Network of Converters (ANC)

- Test the Complete Set of Embedded Converters
- Low-cost ATE
 - ✓ Digital testing
 - ✓ BIST possibilities
- Reduce the Testing Time
 - ✓ Concurrent test
- Preserve Test Quality
 - ✓ Embedded resources

Future Projects


- DFT Implementation
- Extend the application field
- Linear Phase Requirement



**Thank You
for your Attention**


Jitter + noise compensation

- Noise is considered as a random variable
Correlated and uncorrelated values are discriminated
and processed




Ref: "Improving the dynamic measurement of ADC's using the 2 ADC method",
P Cauvet, Teradyne Users Group 2001

Experimental Results




<i>Harmonic number</i>	<i>Reference values (dB)</i>	<i>Method results (dB)</i>	<i>Measurement difference (dB)</i>
2	-69.2	-68.1	-1.1
3	-67.9	-67.8	0.1
4	-72.5	-70.8	-1.7
5	-70.8	-71.8	1.0
6	-95.7	-86.2	-9.5
7	-78.2	-79.4	1.2
8	-102.9	-97.6	-5.2
9	-78.7	-78.9	0.2
10	-92.0	-86.7	-5.3

Loop-back technique



Experimental Setup



AWG: DACs emulation


Splitter/Combiner (resistive splitter)

INL from FFT

$$T_{K_{\max}}^{-1} = \begin{bmatrix} \beta_{1,1} & \dots & \beta_{1,2K_{\max}} \\ \vdots & & \vdots \\ \beta_{H_{\max},1} & \dots & \beta_{H_{\max},2K_{\max}} \end{bmatrix}$$

$$\begin{bmatrix} a_0 \\ a_1 \\ \vdots \\ a_{K_{\max}} \\ b_1 \\ \vdots \\ b_{K_{\max}} \end{bmatrix}$$

$$\begin{bmatrix} s_0 \\ \vdots \\ s_{H_{\max}} \end{bmatrix}$$



$$INL(x) \cong \frac{a_0}{2} + \sum_{k=1}^{K_{\max}} \left[a_k \cos\left(2\pi \frac{k}{2^N} x\right) + b_k \sin\left(2\pi \frac{k}{2^N} x\right) \right]$$

