


Fully-Efficient ADC Test Technique for ATE with Low Resolution Arbitrary Waveform Generator

V. Kerzérho^{1 2}, P. Cauvet², S. Bernard¹, F. Azais¹, M. Comte¹ and M. Renovell¹

¹LIRMM, University of Montpellier / CNRS, France

²NXP Semiconductors, France




- Better performances than the DUT

- ✓ Speed
- ✓ Resolution
- ✓ Distortion
- ✓ ...



- Introduction
- Test Method
- Learning Phase
- Mass Production Test
- Results
- Conclusion

Converter Parameters



■ Dynamic Parameters

- ✓ THD
 - ✓ SFDR
 - ✓ SINAD
 - ✓ ENOB
- } Directly defined by **Harmonics**
 } Directly defined by **Harmonics** and **noise***

■ Static Parameters

- ✓ INL
- } Direct correlation from **Harmonics****





Harmonics + Noise → **Converter Parameters**

* "Improving the dynamic measurements of ADCs using the 2-ADC method",
Philippe Cauvet, Journal of Computer standard and interfaces, 2001, vol.22 issue 4, pp281-286



** "Comparison Between Spectral-Based Methods for INL Estimation and Feasibility of Their Implantation",
V. Kerzerho, S. Bernard, J.M. Janik, P. Cauvet, Proc. IEEE International Mixed-Signal Testing Workshop, pp. 270-275, 2005.

ADC Testing


$$x(t) = FS \cdot \cos(2\pi \cdot f_{in} \cdot t + \varphi_0)$$




Arbitrary
Waveform
Generator



Measurement



- **Selective Filter**
 - ✓ One filter per test frequency
 - ✓ No noise reduction in the band
- **Wobbling, dithering** [Janssen and al. 99]
 - ✓ Need several test procedures
 - ✓ Number of samples and complex post-processing
- **Stimulus Error Identification and Removal (SEIR)** [Jin and al. 07]
 - ✓ For static parameters and static test



$$\underline{H_{meas}_k} = \underline{H_{dac}_k^{FS}} + \underline{H_{adc}_k^{FS}}$$


$$\left\{ \begin{array}{l} \underline{\text{Re}(H_{meas}_k)} = \underline{\text{Re}(H_{dac}_k^{FS})} + \underline{\text{Re}(H_{adc}_k^{FS})} \\ \underline{\text{Im}(H_{meas}_k)} = \underline{\text{Im}(H_{dac}_k^{FS})} + \underline{\text{Im}(H_{adc}_k^{FS})} \end{array} \right.$$

Two equations but Four unknowns

$\forall k \geq 2$

- Introduction
- Test Method
- Learning Phase
- Mass Production Test
- Results
- Conclusion


Analog Network of Converters *




Multi-configuration  **Test of every converter**

* ETS'06: V. Kerzérho, P. Cauvet, S. Bernard, F. Azaïs, M. Comte and M. Renovell "Analogue Network of Converters": a DFT Technique to Test a Complete Set of ADCs and DACs Embedded in a Complex SiP or SOC

Hardware Set-up




- Concerning the method
 - ✓ **Nonlinear** phase shift
- Concerning the hardware requirements
 - ✓ We need **two** AWG Channels



- Learning Phase
 - ✓ Estimate Harmonics created by the AWG
- Mass Production Testing
 - ✓ Test ADC in removing AWG error by post-processing


- Introduction
- Test Method
- Learning Phase
- Mass Production Test
- Results
- Conclusion

Context



Three sets of parameters to be evaluated: $\underline{H_{dac1}_k^{FS}}$, $\underline{H_{dac2}_k^{FS}}$, $\underline{H_{adc1}_k^{FS}}$


Configuration C(1,1): the First two equations



$$\underline{H_{meas1_k}} = \underline{H_{dac1_k^{FS}}} + \underline{H_{adc1_k^{FS}}}$$

$$\Rightarrow \begin{cases} \text{Re}(\underline{H_{meas1_k}}) = \text{Re}(\underline{H_{dac1_k^{FS}}}) + \text{Re}(\underline{H_{adc1_k^{FS}}}) \\ \text{Im}(\underline{H_{meas1_k}}) = \text{Im}(\underline{H_{dac1_k^{FS}}}) + \text{Im}(\underline{H_{adc1_k^{FS}}}) \end{cases}$$


New Configuration & phase and amplitude



$$\underline{H_{meas5}}_k = \underline{H_{dac1}}_k^{FS} + \underline{H_{dac2}}_k^{FS/2} \cdot e^{-jk\varphi_1} + \underline{H_{adc1}}_k^{FS} \cdot e^{-jk\varphi_2}$$

Two more linear equations

Conclusion of the Learning Phase




- Test configuration (AWG1/ADC AWG2/ADC AWG1&2/ADC)
- Relative phase shift variation
- Different amplitudes of the test signal (FS , $FS/2$)



5 Tests → **Linear System** → **Estimation of AWG harmonics**

- Introduction
- Test Method
- Learning Phase
- Mass Production Test
- Results
- Conclusion


ADC Testing



$$\underline{Hmeasi}_k = \underline{Hdac1}_k^{FS} + \underline{Hadci}_k^{FS}$$

Post-Processing calibration → **1 Test procedure per ADC**

Parallel Testing



$$\underline{H_{meas_i}_k} = \underline{H_{dac1}_k^{FS}} + \underline{H_{adc_i}_k^{FS}}$$

$$\underline{H_{meas_j}_k} = \underline{H_{dac2}_k^{FS}} + \underline{H_{adc_j}_k^{FS}}$$


Post-Processing calibration → **1 Test procedure per 2ADC**

Summary

- Learning Phase
 - ✓ Two channels of **LOW PERFORMANCE** AWG
 - ✓ One ADC under test (no gold device)
 - ✓ 5 measurements for the estimation of AWG features
- Production test
 - ✓ One test per ADC under test
 - ✓ Parallel testing is available with the two AWG channels

- Introduction
- Test Method
- Learning Phase
- Mass Production Test
- Results
- Conclusion

Simulation Set-up




Realistic Models of Converters

- ✓ INL from measurement on real converter
- ✓ Jitter
- ✓ White noise


ENOB variation

Simulation Results for a 10bit ADC




Harmonic Estimation of 10bit ADC with 6bit (ENOB) AWG

Simulation Results for a 12bit ADC



Harmonic Estimation of 12bit ADC with 8bit (ENOB) AWG



Experimental Results (real circuits)

10-bit ADC: TDA8763

ADC	Expected THD (dB)	Estimated THD (dB)	Estimat. Error (dB)	Expected SFDR (dB)	Estimated SFDR (dB)	Estima. Error (dB)
#1	- 66.6	- 67.3	0.7	68.7	67.9	0.8
#2	- 68.1	- 66.7	-1.4	70.1	70.0	0.1
#3	- 62.6	- 62.4	0.2	67.0	66.7	0.3
#4	- 60.5	- 60.6	0.1	63.3	62.1	1.2

Experimental Results (real circuits)

12-bit ADC: TDA9910

ADC	Expected THD (dB)	Estimated THD (dB)	Estimat. Error (dB)	Expected SFDR (dB)	Estimated SFDR (dB)	Estima. Error (dB)
#1	- 66.4	- 66.0	- 0.4	66.9	66.9	0.0
#2	- 64.8	- 65.9	1.1	67.2	65.6	1.6
#3	- 63.2	- 63.6	0.4	67.8	65.3	2.5
#4	- 70.4	- 69.4	- 1.0	70.7	72.1	-1.4

ADC Test with **LOW PERFORMANCE** AWG

- Learning Phase
 - ✓ We need two AWG channels
 - ✓ 5 test procedures for the estimation of the AWG harmonics
- Production test
 - ✓ 1 test procedure per ADC under test
 - ✓ Parallel testing is available with the two AWG channels
- Validation
 - ✓ Simulation: AWG with 4bits less than the ADC under test
 - ✓ Hardware experiments: validation on 10 and 12bit ADCs

ADC Test with **LOW PERFORMANCE AWG**

- Learning Phase
- Production test
- Validation
 - ✓ Simulation: AWG with 4bits less than the ADC under test
 - ✓ Hardware experiments: validation on 10 and 12bit ADCs

Future Works

- Extended validations
- INL extraction from the harmonic estimation
- Noise measurement

Thank You for your Attention