

### **ATPG and Fault Simulation**

Alberto Bosio

bosio@lirmm.fr





# Example Generate a test for e stuck-at-1



# Example

### 1) Activate the fault



# Example

### 1) Activate the fault





























### Some Considerations

Test is easyBut....

# Some problems (the complexity)

Intel<sup>®</sup> Core<sup>™</sup> i7-3960X Processor Die Detail



2.2 Billion Transistors

### Some problems (the circuit)

### Generate a test for c stuck-at-1





### Some problems (the circuit)

### c stuck-at-1 is an untestable fault



## Goals

# You must use the appropriate tool Automatic Test Pattern Generator (ATPG)





### The test plan

### Step 1:

Identify the set of target faults (complete fault list).





## The test plan (cont'd)

### Step 1:

- Identify the set of target faults (complete fault list).
- Step 2:
  - Identify the minimum set of distinct target faults (fault collapsing)

### The test plan

### Step 2:

Tools – Fault collapser (One of the components of the Fault Manager).







## The test plan (cont'd)

- Step 2:
  - Identify the minimum set of distinct target faults (fault collapsing)
- Step 3:
  - Generate, at no charge, an initial set of patterns (manually, from design validation, randomly, ...)

## The test plan (cont'd)

### Step 3:

 Generate, at no charge, an initial set of patterns (manually, from design validation, randomly, ...)

### Step 4:

# Update the list of detected faults (fault simulation)

### Tools

Fault Simulators: identify the set of faults covered by each test pattern.



## The test plan (cont'd)

- Step 4:
  - Update the list of detected faults (fault simulation)
- Step 5:
  - Generate a set of patterns to cover the uncovered faults (TPG)

# Step 5 Tools ATPG: Automatic Test Pattern Generator



### They cycle through three sub-phases:

- target fault selection
- Pattern generation
- Covered fault list updating.

## The test plan (cont'd)

### Step 5:

- Generate a set of patterns to cover the uncovered faults (TPG)
- Step 6 (optional):
  - Testability analysis
- Step 7 (optional):
  - Compact test pattern set.

- Goal
  - Estimate the effort needed to test the UUT:
    - Pattern length
    - Fault coverage
    - CPU time
    - ••••
    - Identify hard-to-test areas
- Tools
  - Testability Analyzer
  - **Experience**.

## The test plan (cont'd)

### Step 5:

- Generate a set of patterns to cover the uncovered faults (TPG)
- Step 6 (optional):
  - Testability analysis
- Step 7 (optional):
  - Compact test pattern set.

### **Testability Analyzer**

- High trade-off between result accuracy and CPU time.
- A Circuit is testable when you ATPG can manage it!!!!!

### Fault Simulation\*

- Problem and motivation
- Fault simulation algorithms
  - Serial
  - Parallel
  - Deductive

\*The lecture has been taken from Prof. Agrawal VLSI test course (http://www.eng.auburn.edu/~agrawvd/COURSE/E7250\_06/ course.html)

### **Problem and Motivation**

- Given
  - A circuit
  - A sequence of test vectors
  - A fault model
- Determine
  - Fault coverage fraction (or percentage) of modeled faults detected by test vectors
  - Set of undetected faults

### **Problem and Motivation**

- Motivation
  - Determine test quality and in turn product quality
  - Find undetected fault targets to improve tests

### Fault Simulation Scenario

- Circuit model: mixed-level
  - Mostly logic with some switch-level for high-impedance (Z) and bidirectional signals
  - High-level models (memory, etc.) with pin faults
- Signal states: logic
  - Two (0, 1) or three (0, 1, X) states for purely Boolean logic circuits
  - Four states (0, 1, X, Z) for sequential MOS circuits
- Timing:
  - Zero-delay for combinational and synchronous circuits
  - Mostly unit-delay for circuits with feedback

Fault Simulation Scenario (Continued)

#### Faults:

- Mostly single stuck-at faults
- Sometimes stuck-open, transition, and path-delay faults; analog circuit fault simulators are not yet in common use
- Equivalence fault collapsing of single stuck-at faults
- Fault-dropping -- a fault once detected is dropped from consideration as more vectors are simulated; fault-dropping may be suppressed for diagnosis
- Fault sampling -- a random sample of faults is simulated when the circuit is large

### Fault Simulation Algorithms

- Serial
- Parallel
- Deductive
  - ....

### Serial Algorithm

- Algorithm: Simulate fault-free circuit and save responses.
   Repeat following steps for each fault in the fault list:
  - Modify netlist by injecting one fault
  - Simulate modified netlist, vector by vector, comparing responses with saved responses
  - If response differs, report fault detection and suspend simulation of remaining vectors
- Advantages:
  - Easy to implement; needs only a true-value simulator, less memory
  - Most faults, including analog faults, can be simulated

### Serial Algorithm

- Disadvantage: Much repeated computation;
   CPU time prohibitive for VLSI circuits
- Alternative: Simulate many faults together





### Serial algorithm

- + very simple
- not efficient
  - Intel I7 is about ~10M gates
  - 20M faults, 1 simulation = 1s
  - 20Ms ~= 231 days

### **Parallel Fault Simulation**

- Compiled-code method; best with two-states (0,1)
- Exploits inherent bit-parallelism of logic operations on computer words
- Storage: one word per line for two-state simulation
- Multi-pass simulation: Each pass simulates w-1 new faults, where w is the machine word length
- Speed up over serial method ~ w-1
- Not suitable for circuits with timing-critical and non-Boolean logic



### Parallel algorithm

- + still very simple
- + more efficient than serial
  - Intel I7 is about ~10M gates
  - 20M faults, 1 simulation = 1s
  - 20Ms ~= 231 days
  - Using a 64bits machine
  - **231/63** ~= 4 days

### **Deductive Fault Simulation**

- One-pass simulation
- Each line k contains a list Lk of faults detectable on it
- Following true-value simulation of each vector, fault lists of all gate output lines are updated using set-theoretic rules, signal values, and gate input fault lists
- PO fault lists provide detection data
- Limitations:
  - Set-theoretic rules difficult to derive for non-Boolean gates
  - Gate delays are difficult to use



### **Deductive algorithm**

- complex
- ++ more efficient than parallel
  - Intel I7 is about ~10M gates
  - 20M faults, 1 simulation = 1s
  - 20Ms ~= **1s**
- it requires a lot of memory





### Invoking TetraMax

source /soft/Synopsys/source\_config/.config\_tetramax\_standalone\_vI-2013.12

| tmax |   |          |
|------|---|----------|
| стах | ● O O X TetraMAX - Synopsys Inc.  |          |
|      | <u>File Edit View Netlist Rules Scan Primitives Faults Patterns Buses Constraints Loops</u> »   |          |
|      | CmdSave TranscriptAndAnd>>><>>><< |          |
|      | Messages   Netlist   Build   DRC   Summary   ATPG   Write Pat.   Write Testbench   Simulation »   |          |
|      | <pre>// is subject to the terms and conditions of a written lice<br/>// between you, or your company, and Synopsys, Inc.<br/>//<br/>//<br/>//*****************************</pre>  |          |
|      | Warning: As of the J-2014.09 version of TetraMAX, the 32-bit  |          |
|      | the product will not be delivered by default. If you require<br>version for any reason, please contact Synopsys technical sup   |          |
|      | Tcl mode is on by default. Use -notcl to run in native mode.  |          |
|      | Executing startup file "/soft/Synopsys/txs_vI-2013.12-SP2/ad<br>BUILD-T>  | You can  |
|      | V V   | enter    |
|      |   |          |
|      | BUILD-T> read   | commands |
|      | Ready Stop Build DRC Test   | 58       |

Read and Compile the circuit description

read\_verilog C35.v —library
read\_verilog exo1.v
run\_build\_model
Run drc

Generate the fault list

set\_faults -model stuck
add\_faults -all

}

- Specify the test vectors to be simulated
  - We have to use the stil syntax
  - Look in the example

- Import the test vector file
- set patterns -external example exol.stil
- Now we can run a simulation

run simulation

You will got errors:

TEST-T> run simulation

Begin good simulation of 1 external patterns.

0 S2 (exp=0, got=1)Simulation completed: #patterns=1, #fail pats=1(0), #failing meas=1(0), CPU time=0.00

 Tmax has to calculate the gold outputs before running the fault simulation
 run\_simulation -override\_differences
 Now you can run the fault simulation
 run\_fault\_sim