A
logical gates
diagram modelling boolean gates.