Presenter: Enrique Vallejo  Abstract:In this talk I will present some mechanisms designed to reduce latency and area in network-on-chip designs, both in traditional router-based designs