
ADAC Scientific Seminar: Data retention time analysis for edge inference architectures to drive heterogeneous on-chip memory technology choices
Presenter: Felipe Paiva Alencar Abstract:Data retention time is a crucial factor in capacitor-less eDRAM, particularly when operating without a refresh circuit, as this can positively