Design of the ARM VFP-11 Divide and Square Root Synthesisable Macrocell

Neil Burgess School of Engineering Cardiff University WALES, UK Chris Hinds ARM Design Center Cambridge UK





Key points

- New high-performance radix-4 SRT square root (& divide) architecture
 - There's still life in the ol' SRT yet...!
- Evaluation of Logical Effort
 - vs Static Timing Analysis of synthesised logic
- Further Work...





ARM VFP-11

- VFP-11 is an implementation of the ARM Vector Floating-Point Architecture
- Optimised for 3D graphics (vector) processing
 - Divide & square root operations important
- VFP-11 is a synthesisable macrocell
- Co-processor for a high clock rate core
 - target logic depth of 15 CMOS logic stages





N-R or SRT ?

• VFP-11 multiplications:

- Launch new FMAC operation every clock cycle...
- ... but takes 8 cycles to return result (9 cycles for double-precision)
- N-R on an FMAC with an *n*-cycle pipeline takes 3*n*+4 cycles (single-precision division)
 (Schmookler *et al* ARITH-14, 1999)
- Not good enough performance to compensate for locking up multiplier during div/root ops

 (or compromise its performance by adding "flexibility")





SRT it is then !

- Existing VFP implementation used radix-4 SRT with carry-propagate adder to update remainder
 - Based on Fandrianto's work (late 80's)
- Design decision was to stay with radix-4 SRT & find means of acceleration to achieve required clock frequency





Statement of Problem

• Want to achieve single-cycle radix-4 SRT iteration in 15 logic stages ("LS")

- Logic stage \neq logic gate (e.g. XOR gate has 2 LS)

- Critical path of SRT recurrence comprises:
 - Derive new result digit, q_{i+1}
 - Compare top few bits of remainder, R_i , with "constants", M_k
 - Update remainder by adding multiple of q_{i+1} , F_k
 - Update root estimate (sort of concatenate q_{i+1})
- Diagram on next slide...





"Classic" SRT hardware – 1/2

- Critical path from R_i to R_{i+1} :
 - short CPA (6 LS)
 - $-q_{i+1}$ LUT (6 LS)
 - $q_{i+1} \cdot F_k \max (2 \text{ LS})$
 - 3:2 adder (4 LS)
- 22 LS, allowing
 2 LS / buffer
- 45% too s-l-o-w





THE ARCHITECTURE FOR THE DIGITAL WORLD™

"Classic" SRT hardware – 2/2

- Parallelisation of CPA/q_{i+1} logic & F_k generation
- Merging CPA & *q*_{i+1} comparisons saves 2 LS
 - Still 33% too slow





THE ARCHITECTURE FOR THE DIGITAL WORLD"

What we did

- Kept msb's of R_i non-redundant R_i – no short CPA
- 5-way R_{i+1} speculation - CSA \rightarrow MUX
- Used $Q_{i+1}^{+/-}$ to generate F_k multiples







R_{i+1} speculative update

• Critical path through Full Adders at lsb end



$F_k \cdot q_i$ update

- Used "on-the-fly" algorithm
 - $Q_i^+ \& Qn_i^-$ are root estimates, where Qn_i^- denotes $!Q_i^-$, but without the trailing 1's
- Square root F_k multiples derived as:

$$\begin{split} &-q_i = 0: F_k \cdot q_i = 0 \\ &-q_i = 1: -F_k \cdot q_i = !(2Q_i^+ \vee 4^{-i}) \\ &-q_i = 2: -F_k \cdot q_i = !(4Q_i^+ \vee 4^{-(i-1)}) \\ &-q_i = -1: -F_k \cdot q_i = !(2(Qn_i^-) \vee 4^{-i}) \\ &-q_i = -2: -F_k \cdot q_i = !(4(Qn_i^-) \vee 4^{-(i-1)}) \end{split}$$





Did it accelerate the macrocell?

- Synthesised Macrocell critical path had 18 cells (inc. flop) on M_k comparators path
 - # CMOS logic stages = 22, exc. flop
 - 12 were inverters (some inside bufs)
- Synthesised macrocell logic delay = 23.4 FO4
 - In 180nm CMOS:
 - Average inverter cell delay ≈ 0.85 FO4 (synthesis tool characteristic)
 - invs lightly loaded; invs in bufs have rfo < 4
 - Average non-inverter cell delay $\approx 1.3 \text{ FO4}$





Evaluation / Comparison

- Proposed design met specification well enough to be accepted
- Curious as to how good our design was compared to published literature
- Used Logical Effort to assess design and provide comparison





Logical Effort Method

- Calculate fan-out loads along critical paths (g·b)
 Use unsized gate caps (relative to NOT) & estimate wire caps
- Derive number of CMOS gates needed (*N*) to achieve relative fan-out (α) \approx 4 along critical path

 $- N = \operatorname{rnd}(\log_4(\Pi g \cdot b)); \, \alpha = (\Pi g \cdot b)^{1/N}$

- gives number of extra inverters needed & value of α for given N
- Calculate delay as $D = (N\alpha + P)/5$ in FO4 delays
 - -P denotes delay due to internal (output) capacitance of cell





Why Logical Effort?

- Transparent and repeatable analysis
 - cf "we synthesised this design using X's cell library in Yµm CMOS on Z's EDA tools (& process corner is a secret)"
- Analysed Knowles' "Family of Adders" & obtained close match to presented delays
 - Consistently ≈6% optimistic w.r.t. Knowles' results [Bur05]
- Good for *comparisons* of rival designs
- Can use Excel!





Why Not Logical Effort?

- Too simple a model of CMOS circuit operation
 - Implicitly assumes infinite range of cell sizes
 - Doesn't model edge slew effects
 - *P* parameter is "dodgy"
 - Not great at modelling wiring load
 - \rightarrow Consistently optimistic results relative to tools
- Not as accurate in absolute terms as Static Timing Analysis (certainly not SPICE!)
- Cannot handle special circuits very well





Critical paths in macrocell

• Path 1: $r^{-(i+1)}$ $Q_i^+ \& Qn_i^ R_{i[msbs]}$ $R_{i[1sbs]}$ D $R_{i[\text{msbs}]} \rightarrow \text{cmp}$ M_2 M_1 M_0 M_{-1} buf buf $\rightarrow q_{i+1}$ logic 8 \rightarrow 5:1 muxes $\div / \sqrt{}$ F_k logic cmp cmp cmp cmp D = 15.6 FO45 54-bit R^*_{i+1} adders • Path 2: $c_{k} = \operatorname{sgn}(\operatorname{trunc}(R_{i}) - M_{k})$ Q_{i+1}^{*+-} logic (8 msb's assimilated) $Q_i^{+/-} \to F_k$ 1-hot q_{i+1} logic $R^*_{i+1} = R_i - F_k$ \rightarrow 8-bit adder \rightarrow mux 5:1 muxes buf 5:1 muxes q_{i+1} / 5 D = 16.0 FO4redundant format $Q_{i+1}^{+} \& Qn_{i+1}^{-}$ $R_{i+1[1sbs]}$ $R_{i+1[\text{msbs}]}$





Logical Effort vs Synthesis

LogEffSynthErrorPath 115.6 FO423.4 FO450.0%Path 216.0 FO422.4 FO440.0%

- Logical Effort models "perfect" full custom design;
 Synth'd logic decidedly slower than custom design
- Is Logical Effort actually any good?!





Evaluation of Logical Effort

- LogEff: Path 1 is 2.6% faster than Path 2
- Synth: Path 1 was 4.5% slower than Path 2
- LogEff: *N* = 12 (Path 1) or 13 (Path 2)
- Synth: N = 22 (both paths)
 - Lots of extra inverters relative to Logical Effort
 - Underestimate of wire cap in Logical Effort analysis?
 - Relatively poor cell placement by synthesis tool?





Comparison – 1/3

- 1999 paper by Nannarelli & Lang
- Low-power design
 - retiming of SRT recurrence so that iteration ends with q_{i+1} selection
 - Flops: disabled / minimised quantity
 - dual-voltage operation
- Critical path: $q_i \rightarrow \text{FGEN} \rightarrow \text{CSA}$ $\rightarrow \text{cmp} \rightarrow q_{i+1}$
- Reported synth^d delay of 28.7 FO4

– assuming 1 FO4 in 0.6um CMOS = 216ps





Comparison – 2/3

- Logical Effort analysis gave 24.7 FO4 logic depth
- Reviewer said 8-bit adder & 6-bit cmp were merged, saving ≈ 4.0 FO4 delay
 - 1 XOR instead of 8-b prefix tree (4 cells)
- $28.7 \text{ vs } 20.7 \rightarrow 38\%$ error – Consistent with earlier analyses





Comparison – 3/3

- ARM VFP-11 macrocell is **faster**
 - 23.4 FO4 logic depth (vs 28.7 FO4)
 - Macrocell was not critical path in VFP (phew!)
 - Single-precision result in 15 cycles; double in 29
- ARM VFP-11 macrocell is larger
 - $-4.5 \times$ larger than low-power unit
 - Large area due to 5-way speculation of remainders





SRT division retiming

- R_{i+1} msb's only speculated
 - Saves area
- Can delay lsb's update to following cycle
- Nannarelli: "Retiming causes a problem for square root"





Square root problem

- R_{i+1} update depends on q_{i+1} and msb's of Q_i - Q_i also depends on q_{i+1}
- q_{i+1} selection depends on msb's of R_i
- Have to calculate Q_i from q_{i+1} from R_i before updating R_{i+1}
 - After first few cycles, msb's of Q_i don't change and lose dependency between R_{i+1} and Q_i





Future possibilities?

- Big area reduction possible from retiming, but requires msb's of F_k (i.e. Q_i) to be constant
- Could predict msb's of Q_i from radicand
 Does recurrence still work??
- Do radix-2 iterations (i.e. take 2 cycles per iteration $R_i \rightarrow Q_i \rightarrow R_i \rightarrow Q_i$ etc) until enough msb's of R_i available to ensure msb's of Q_i are constant between iterations





Summary

- Described design of new high-speed SRT radix-4 combined divide/square root unit
 - Fast enough & faster than rival publications, but rather large
 - Patent now published, so able to present this work
- Motivated use of Logical Effort
 - Good for comparisons; not a replacement for TA
 - Transparent & repeatable analysis



