

# Speeding Up Robot Control Software Through Seamless Integration With FPGA

Xuan Sang LE<sup>1,2</sup>, Luc Fabresse<sup>1</sup>, Jannik Laval<sup>3</sup>,  
Jean-Christophe Le Lann<sup>2</sup>, Loic Lagadec<sup>2</sup> and Noury Bouraqadi<sup>1</sup>



<sup>1</sup> Mines Douai-DIA, Univ. Lille

<sup>2</sup> ENSTA Bretagne

<sup>3</sup> DISP Laboratory, University Lumière Lyon 2




# Contents

1. Context & Motivation
2. Platform for Software/FPGAs Integration
3. Applications
  1. Robot Follower Using Camera for Object Tracking
  2. Reconfigurable IP-Based Smart Sensor Network
4. Conclusion

# Context

## Traditional Robotic Computing System



### Pros.

- Accessibility
- Simplicity
- Productivity


**vs**

### Cons.

- Optimization opportunities
- Performance
- Energy Requirement

# Motivation

## FPGAs as Accelerators for Robotic Real Time System




## Benefits

- FPGAs
  - Acceleration
  - Hardware Flexibility
- Processor
  - Flexible Software Environment

# Motivation

## FPGAs as Accelerators for Robotic Real Time System



## Benefits


- FPGAs
  - Acceleration
  - Hardware Flexibility
- Processor
  - Flexible Software Environment

## Challenges


- Require a specific knowledge  
→ loss of productivity
- FPGAs and processor interfacing varies from project to project → development time consuming

A Generic **Software/Hardware Platform** for Easily Integrating  
**FPGAs** in Existing Robotic System

### A Generic **Software/Hardware Platform** for Easily Integrating FPGAs in Existing Robotic System




### A Generic **Software/Hardware Platform** for Easily Integrating FPGAs in Existing Robotic System








*Signal Processing,  
Image Processing*

















# Platform for Software/FPGA Integration




# Platform for Software/FPGA Integration



## Integration HW Debug etc.




# Platform for Software/FPGA Integration




- **Automatic interface generation**

- Address/data IO interface supports memory mapping mechanism of SW
- Wishbone is used for the interface
- Each user circuit connects to a slave
- Circuit's registers can be accessed via a virtual address (provided by SW)
- IRQ support software handlers
- Automatically circuit registers addressing

# Platform for Software/FPGA Integration




# Platform for Software/FPGA Integration



- **System Driver Layer**

- User space IO Driver
- Users circuits are mapped to a virtual memory region
- Physical interface specific
- Compliant with Wishbone interface on FPGA

# Platform for Software/FPGA Integration



- **System Driver Layer**


- User space IO Driver
- Users circuits are mapped to a virtual memory region
- Physical interface specific
- Compliant with Wishbone interface on FPGA

- **API Layer**

- FPGA circuits registers are accessed via virtual memory address
- Smalltalk VM supports memory mapping at primitives level
- Wrapper classes consider circuits as Smalltalk Object
- IRQ handler support
- Support high level robotic middleware (ROS, REST, etc)

## Controllability and Debugging

- Hardware Breakpoint
  - A breakpoint controller is injected automatically
  - Clock-gating technique is used to control the user circuit
  - Breakpoint condition can be set from software
  - Execution is resumable
- Draw back
  - Vendor specific (Digital Clock Manager)




```

cnt := HWCounter new.
cnt input:100.
cnt setBreakpointOn:#output forValue:50 condition:#=.
cnt start:true.
cnt waitForIRQ:[
  cnt bpActive ifTrue:[
    ('Stop at: ', cnt outputasString) print.
    ('Steps: ', cnt clockCountasString) print.
    cnt resume:true.
  ] ifFalse:[
    'Execution done' print.
  ]
] timeOut:10 milliseconds.
  
```

# Platform for Software/FPGA Integration

## Impact of Different Software Layers to the Performance of the Link


- Experiments : Read/Write to a Single Clock Block Ram. 3 scenarios:
  - Ideal, without our platform*
  - With the generated interface + our low level software API*
  - With the generated interface + our high level software API (Smalltalk)*
- Device: APF 51
  - FPGA : Xilinx Spartan 6 (LX9)
  - Processor : Freescale iMX515 (Cortex A8 @ 800 Mhz)
  - Physical Interface: 16 bit WEIM (Wireless External Interface Module)





## 3

## Applications

## Robot Follower Using Camera for Object Tracking




Object detection by color pattern



## Robot Follower Using Camera for Object Tracking

- Problem with VGA images
  - The original design work only with images QQVGA (160x120)
- Simulation & Debug (VGA)
  - Simulation of **HSV Filter Unit** → 14 cycles/ pixel
  - **Capture Logic Unit**, hard to simulate  
→ Hardware Breakpoint
    - Stop the circuit when a line (640 pixels) is captured
    - 2556 cycles/ 640 pixels → 4 cycles/pixel




Original design

## Robot Follower Using Camera for Object Tracking

- Problem with VGA images
  - The original design work only with images QQVGA (160x120)
- Simulation & Debug (VGA)
  - Simulation of **HSV Filter Unit** → 14 cycles/ pixel
  - **Capture Logic Unit**, hard to simulate  
→ Hardware Breakpoint
    - Stop the circuit when a line (640 pixels) is captured
    - 2556 cycles/ 640 pixels → 4 cycles/pixel



The filter takes more time to process a pixel than the time needed to produce a pixel




Original design

- Problem with VGA images
  - The original design work only with images QQVGA (160x120)
- Simulation & Debug (VGA)
  - Simulation of **HSV Filter Unit** → 14 cycles/ pixel
  - **Capture Logic Unit**, hard to simulate  
→ Hardware Breakpoint
    - Stop the circuit when a line (640 pixels) is captured
    - $2556 \text{ cycles} / 640 \text{ pixels} \rightarrow 4 \text{ cycles/pixel}$




The filter takes more time to process a pixel than the time needed to produce a pixel


## Robot Follower Using Camera for Object Tracking



Original design





Optimised design

**Robot Follower Using Camera for Object Tracking**

Publishing rate of the ROS topic

## Reconfigurable IP-Based Smart Sensor Network



## Reconfigurable IP-Based Smart Sensor Network

### Proof of concept of the hybrid system :

- Base station: Implemented using Pharo Smalltalk
- Sensor node:
  - ARM: Httpd + Smalltalk VM + REST API
  - FPGA + camera: object tracking using a color pattern
- The base station fetches the object position from the node


### S.W Memory footprint on a node (KB)

Module	RSS <sup>1</sup>	Shared Memory
HTTPD	640	544
REST+VM	532	80


<sup>1</sup> Residence Set Size

### Resource used on a sensor node at different stages

Resource	Idle	SW. reconfig	GW. reconfig.	streaming
% Memory	0.5	0.5	0.5	0.5
% CPU	0	4.7	26.2	5.3




### Network load<sup>2</sup> of the software/gateware reconfiguration



- ❖ A platform for interfacing FPGA to High level robotic software
- ❖ Easy integration of legacy circuit design using an auto-generation code approach
- ❖ Debugging using hardware breakpoint
- ❖ Use cases
- ❖ Future works
  - Improvement of the meta-model
  - Support more robotic middleware in our software API

- Device: APF 51
- Scenario 1:
  - FPGA used to acquire image
  - The object detection algorithm is implemented in C (on Processor)
  - Image size QQVGA
- Scenario 2:
  - The object detection algorithm is implemented on FPGA
  - FPGA communicates object position with processor
  - Image size VGA



- The VHDL Parser is tested again some set of VHDL Benchmark
  - The ANTLR set: standard VHDL Package
  - IWLS 2005 Benchmarks
  - ITC'99 Benchmarks
  - Gaisler Research Benchmarks