



# SiP Technology and Testing

Name: Philippe Cauvet

Date: 2007, March 28




# Outline

- **Definition**
  - **Market / Applications**
    - **Design and technology**
    - **Packaging Technologies**
  - **Test Challenges**
- **Conclusion**



# *What is a SiP?*



*System-in-package (SiP) = any combination of semiconductors, passives, and interconnects integrated into a single package*

*SiP (System-in-Package) is a functional system or subsystem assembled into a single package*

# Outline


- **Definition**
  - **Market / Applications**
    - **Design and technology**
    - **Packaging Technologies**
  - **Test Challenges**
- **Conclusion**



# Market Trends

## Industry moves to SiP

Why a slowdown ?  
Missing CAD tools certainly an obstacle



- Gartner updates every quarter its SiP Market Projection
- Gartner view slightly increased since 3Q04 with 10% CAGR 04-09 compared to 5% CAGR 04-09 for Semiconductors: **SiP and SoC grow in parallel!**
- Gartner sees as much SiP in Consumer as Communication



# Applications

## Leading Applications for SiPs

- Applications include portable consumer products such as *digital camcorders and cameras*
- *Mobile phone* is the volume driver
  - Logic and memory combo
  - Digital baseband section
  - Transceiver section
  - RF section



# Applications: DSC

SiPs show up in portable devices


- The Sony DCS-T1, a 5MPixel camera, has the height and width of that of a credit card.



# Applications: Mobile phones




Weight With Battery:  
138.4 Grams




Source: Portelligent

## Baseband & Apps Processor Dual Chip BGA





Top Die Size  
10.6 x 11.8 x 0.2 mm  
Package Size  
22.0 x 22.0 x 1.0 mm




Two chips assembled by adhesive flip chip on both sides of 6 layer, build-up substrate. Chip thicknesses were 0.15 mm on bottom side and 0.20 mm on top. The stacked package was underfilled at the package perimeter after surface mount.



# Applications: Bluetooth™



**Bluetooth Radio:  
>1 Billion Units  
shipped in 2006**






Stacked Integrated Passive die



Laminate-based module  
7.0mm x 8.0mm, Lamp2

# Applications: OneChipSTB




# Outline

- **Definition**
  - **Market / Applications**
    - **Design and technology**
    - **Packaging Technologies**
  - **Test Challenges**
- **Conclusion**



# SiP vs SoC (1)




*Single piece of silicon*  
*Single technology*  
*Single level of interconnection*

*Multiple chips*  
*Multiple technologies*  
*Multiple levels of interconnection...*  
*...and 3D*




Passive filter  
In Silicon  
With  
Flip chip  
connections



BICMOS die with  
Bond wire  
connections

Soldered discrete  
passive devices


# SiP vs SoC (2)



# Focus on EMC (and SiP): new challenges


non SiP system

Components placement is done empirically after circuits design






SiP

Components placement is done at the same time as circuits design: predictability needed!



system goes 3D! + components are closer to each other!



# Example of an inter-system (inter SiP in susceptibility) EMC challenge


TV:  
up to 862MHz



GSM:  
from 890MHz on

The GSM antenna emits signals considered as noise by the close-by low-amplitude large-bandwidth TV RF receiving subsystem

Digital IC



Decoupling capacitors integrated in silicon (Philips PICS technology), flip-chip bumped on digital: -16dB noise reduction measured!

Analog IC

# Outline


- **Definition**
  - **Market / Applications**
    - **Design and technology**
    - **Packaging Technologies**
  - **Test Challenges**
- **Conclusion**



# SiP vs SoC

## Functional Integration Trend

**SoC:** System on Chip  
**SiP:** System in Package  
**IPD:** Integrated Passive Devices




**Functional integration in SoC, SiP and IPD enable product miniaturization**

# Packaging challenges

- Higher integration requires smaller chips, with smaller *pad* pitch and size
- More chips = *thinner* chips (how to handle <100µm wafers?)
- More functionalities = more *power*
- *Cost* of materials

# Packaging

## 3D Package Families




Source: STATSchippac




# Packaging




**Same-size (or reduced bottom die) stack**



**Pyramidal Stack**





Intel quad stack



# Packaging

## Intel

- Package-on-Package construction (folded flex circuit from Tessera)
  - Processor, flash & SDRAM
- Prototype of 8-dies stack with no interposer (50 $\mu$ m die thickness)
- Intel is now using copper pillar bumping for its processors




# Tessera

# Packaging



Carrier	R	L (Q)	C	Interconnectivity
Flex		60		14 lines/mm
Si/GaAs		?	0,11nF/mm <sup>2</sup>	?


- ▶ **Package-on-Package (folded carrier)**
  - 2 metal-layer polyimide providing electrical and mechanical properties for interconnect
- ▶ **Processor with associated memory**



Tessera/Intel folded stacked CSP package



Folded Stacked CSP assembly process



Configuration examples

Sources : Prismark wireless technology report – March 2005








- Silicon substrate with integrated passives


Size (mm)	9x9
I/O	12x12
Availability	Sampling?
Known Partnerships	?



Source : Sychip

# Packaging




## NXP Silicon-based SiP concept





### Key benefits

- **Performance (flip chip interconnects)**
  - ❖ Inductance / 4 to 6!
- **Size (3D stacking, passive integration)**
- **Low thermal resistance**

# MEMS Packaging





# MEMS packaging SAW filter on silicon substrate



# MEMS Accelerometer stacked die package

STMicroelectronics

- Targeted applications
  - Toys, medicals, phones, anti-theft
- 4.3x4.0x0.4mm MEMS die
- 3.9x4.0x0.4mm cap die
- 3x2.8x0.2mm logic die
- QFN 28 I/O, 2 stacked die
- Die to die and die-leadframe wirebonds




# Outline

- Definition
  - Market / Applications
    - Design and technology
    - Packaging Technologies
  - Test Challenges
- Conclusion





# SiP vs SoC

Compared to a SoC, a SiP may have more...




# NXP SiP Test Vision




**Today:**

- + Test of PCB
- + Interconnects
- + Passives
- + Functional

**Test cost = 4U**



**Test cost < 3U**



**Future (w SiP):**

- Test of PCB
- Interconnects
- Passives (almost 0!)
- Functional


**Test cost << 4U**



# A Complex Test Flow...

**Wafer Test**

**Final Test**



## **System-level Test:**

- DfT
- Fast Diagnosis and...
- Known-Good-Dies!

# *Known-Good-Die*

## ***KGD Definition:***


(from a test perspective)

- Good enough to meet, at die level, at least the same quality level as a packaged IC
  
- Implies that :
  - **KGD test = WT + FT of a packaged die!!**

# Cantilever RF probing concept

Package:


Wire bonding length



Bonding: 1-3mm  
Leadframe: mm size

Die under probes:

Needle length



Probe tips: 3-5mm





Rule of thumb:

10mm represent 10nH serial inductance

→ impossible to test a PA @freq, for example!





Total Probe length: 10-15mm

# Thin film technologies for RF probing



# MEMS technologies for RF probing

- Springs for solder bumps
- Cantilevers for contact pads
- RMS roughness 15 nm
- Length to 600  $\mu\text{m}$
- Width 29-55  $\mu\text{m}$
- Thickness 11  $\mu\text{m}$
- Planarity 1.07  $\mu\text{m}$  over 1 mm range




# Full Test at Wafer

## Alternative Test Methods

### Signature-based Testing

- Power supply sweep
- I-V Signatures
- Multiple observation points
- Simple method
  - “black-box” methodology
- No functional testing
- Short test time



# Management of diversity

Which leads SiP package test to:

- ✓ Require greater *diversity of ATE resources* than SoC
- ✓ Require greater *diversity of test & reliability screen methods* than SoC
- ✓ Have large *disparities in test times and resource utilization* among die




Solutions:

- ✓ Insert in *multiple testers*
- ✓ *Better scheduling of test resources* to allow independent, simultaneous test of each accessible chip in SiP
- ✓ *BIST / DfT / DSP*

# System Testing Issues


Intermediate Test Points may affect signal integrity and leads to longer test times



## So, what to do?

# 1. Test Rx and Tx paths independently

Ref: "Seamless test of Digital Components in M/S paths", S. Ozev et al



*Pro:*


- close to the application conditions
- two-pass test = reduced test time
- reduced risk of signal degradation

*Contra:*

- expensive ATE
- quality of contacts critical
- diagnosis??

## 2. Test Rx and Tx paths together (loop-back)

Ref: "Wafer level RF Test and DfT for VCO Modulating Transceiver Architectures", S. Ozev et al



*Pro:*

- low-cost (no?) ATE
- benefit from PICS capabilities
- test simulation
- easier BIST implementation


*Contra:*

- need DfT (not a simple short-circuit!)
- correlation with lab measurements
- mgt of yield / test escapes
- diagnosis??

# Loop-back starts at the beginning

Biggest advantage:


Full digital test



## Challenges:

- **Loop-back:** Analog Design For Test issue
- **Test methods:** digital post processing
  - ✓ *ADCs DACs test*
  - ✓ *Compensate data converters errors* → *improve their performances*  
→ *similar to measurement instruments*
  - ✓ *Test each block through other blocks*

# Loop-back starts at the beginning




## Strategy:


1. Find DSP-based methods / algorithms to re-use the analog/ms blocks as instruments
2. Implement hardware that supports the methods

# SiP Testing

- **Diagnosis capabilities using signatures**



# Testing Wirelessly (LIRMM+NXP)



Architecture for testing a SiP wirelessly

# Outline

- **Definition**
  - **Market / Applications**
    - **Design and technology**
    - **Packaging Technologies**
  - **Test Challenges**
- **Conclusion**



# Summary

- **SiP is:**
  - significantly growing
  - not a SoC
  - represents many challenges in:
    - design (tools, EMC,...)
    - packaging (stacked, planar, PiP, PoP, ...)
    - test (KGD, System Testing,...)



***thus, SiP technologies offer  
many perspectives /  
opportunities  
to students, researchers  
and engineers***



Thank You

[philippe.cauvet@nxp.com](mailto:philippe.cauvet@nxp.com)

# think high-tech



## Executive Master in Microelectronics System Design and Technology

Master «BAC +6»,  
accrédité par la Conférence des Grandes Écoles



# think high-tech



## Executive Master in Microelectronics System Design and Technology

Mastère «BAC +6»,  
accrédité par la Conférence des Grandes Ecoles



- Le Mastère Spécialisé « Microelectronics System Design & Technology » forme des spécialistes de la conception de systèmes micro-électroniques & micro-technologiques
- The specialized Master in « Microelectronics System Design & Technology » trains specialists in micro-electronic and micro-technological systems design

# think high-tech



Executive Master  
in Microelectronics  
System Design  
and Technology

Master «BAC +6»,  
accrédité par la Conférence des Grandes Ecoles

## CONTACTS

pierre.vancaenegen@ensicaen.fr

christophe.goupil@ensicaen.fr

nathalie.carpentier@nxp.com

- ▶ 1470 hours
  - 560 h classrooms (5 months) and
  - exercises (1 month)
  - 910 h Internship (6 months)
- ▶ 2 intakes: February and September

Introduction 20h

SoC Design Methodologies 60h

Coupling Effects 60h

Advanced Processes  
60h

Manufacturing 40h

SiP Design Methodologies  
80h

Advanced Tests 80h

Business Management  
40h

Executive Master's  
Degree

(Bac+6)