

# « Méthodologie de conception de circuits intégrés sécurisés »

Bruno ROBISSON

Assia TRIA

CEA-LETI/DCIS/SCME

Laboratoire de Conception de Circuits Sécurisés


SESAM Laboratory (joint R&D team CEA-LETI/EMSE),

Centre Microélectronique de Provence


Avenue des Anémones, 13541 Gardanne, France

© CEA 2006. Tous droits réservés.

Toute reproduction totale ou partielle sur quelque support que ce soit ou utilisation du contenu de ce document est interdite sans l'autorisation écrite préalable du CEA  
All rights reserved. Any reproduction in whole or in part on any medium or use of the information contained herein is prohibited without the prior written consent of CEA




**« Attaque » = méthode permettant de récupérer les informations secrètes stockées dans les circuits intégrés**




# Plan de la présentation

Attaques versus contre-mesures




Sécuriser les circuits d'aujourd'hui




Sécuriser les circuits de demain


**Cryptanalyse : analyse mathématique à partir des textes clairs et chiffrés**




**Attaques en observation : analyse des modifications de l'environnement induites par la puce lorsqu'elle manipule les données sensibles**




**Attaques en faute : mise hors de conditions normales de fonctionnement de la puce pour contourner ses protections**





**Attaques invasives : récupération des signaux internes à la puce**





Simple (SPA)



Différentielles (DPA)



## Syndrome:


**Le temps de calcul, la consommation, le rayonnement électromagnétique d'une puce est fonction de données qu'elle manipule**

Vcc, clk, T, flash, laser  
X, UV, etc...




## Syndrome :

**Le fonctionnement du circuit peut être perturbé par la modification de son environnement**





Passives


Actives



Laser





FIB



μ-probing

**Syndrome :**

**Les calculs se font sur un composant intégré...**



Active shield

No bus visible

Glue Logic

passive shields

Memory Scrambling and ciphering

CPU sensitive registers redundancy

Memory Redundancy ECC, parity bits

Voltage sensors


Temperature sensors

Frequency sensors


Light sensors

Attaques versus contre-mesures

## Sécuriser les circuits d'aujourd'hui



Sécuriser les circuits de demain




### Specifications:


- ✓ Fonctionnalité
- ✓ Power,
- ✓ Speed,
- ✓ Price

### Technology:



- ✓ CMOS
- ✓ SOI
- ✓ Molecular
- ✓ ...



Synthesis



Fabrication




# Securing today's devices

➔ How to secure devices to known attacks?

Specifications:

X - resistance

Technology





**Simulation**

Synthesis

Fabrication

**Characterization**

**Syndroms**



**DFA and DPA test benches**


# Example: Securing AES against DFA

## Specifications:

- DFA-resistant
- DPA-resistant

## Technology:

- CMOS



Commercial logic simulators


*ad hoc* and commercial power estimation tools

Matlab Implementation of main DFA

C Implementation of CPA/DPA


**Error detection via spatial duplication**  
**+ Error spreading**  
**+ Balancing**

- ➔ **Counter-measures validated**
- ➔ **Detecting sensitivity to round reduction attacks**



## ➤ Characterization

- Sharing equipments
- Publications should describe experimental protocols and equipments
- Towards an *a minima* standardization of security measurements (devoted to R&D's activities)




## ➤ Physics of attacks

- Modeling physical phenomena which make attacks possible (faults, EM)
- Dedicated test IC


## ➤ CAD tools to be adapted (simulation and synthesis)

- Simulators should support models dedicated to security
- Development of *ad hoc* verification tools (based on formal methods)
- Formalization of security constraints
- Towards automatic synthesis of circuits verifying such constraints



## ➤ Data retrieval

- Data base of physical signals (power and EM waveforms, faulty executions traces)
- Challenges from this data base to improve data retrieval algorithms
- Open library of optimized cryptographic primitives (DPA, DFA and cryptanalysis)





## ➤ Specifications

- Take care of « naive » counter-measures
- Take into account all the known attacks
- Always test counter-measures on real devices

# Plan de la présentation

Attaques versus contre-mesures




Sécuriser les circuits d'aujourd'hui











Sécuriser les circuits de demain

# Securing tomorrow's devices

- ➔ Given an advanced technology :
- Will it resist to existing attacks?
  - Will it lead to new attacks?



# Example: QDI asynchronous circuit



- ➔ Permanent « stuck-at zero » on a wire of a dual rail may induce deadlock
- ➔ Deadlock instants depend on the data values
- ➔ Deadlock instants may be easily detected by monitoring the power consumption

Safe-error      Key bits leak only through the information whether the device has a normal **behavior** or not in presence of fault

+      DPA      **Correlating** a power model parameterized by the value of a small number of bits of the key (the partial key) to power measurements

---

**Differential Behavioral Analysis**

**Correlating** a functional model parameterized by the value of a partial key to **behaviors** of the device in presence of faults

# DBA hypothesis

## ➤ DPA hypothesis


- Known cryptographic algorithms,
- Known plain texts (or cipher texts)
- There must exist intermediate variables that can be expressed as functions depending on the plain texts and on only a small number of key bits

## ➤ Fault injection


- Type : Stuck-at zero (or one)
- Location : On one bit in the set of the attack bits defined in DPA
- Duration : Permanent (or transient)
- Repetitivity : Same fault, at same time, on same bit




## ➤ Detecting behavior between faults which create an error during round one or during another round



≠





QDI asynchronous DES

**Design**


DPA counter-measures (logical balancing)

Standard cells

0.13  $\mu\text{m}$  STMicroelectronics

180 ns for DES encryption



0.94mm<sup>2</sup> with interfaces



Faults injected on a bit  
at the output of the  
Sboxes

15 faulty executions  
with random values but  
known plain texts

**Simulation**



Value of the partial key (6 bit long)



Location of the faulty bit

Value of the faulty bit

Repetitivity of the fault injection


# Securing tomorrow's chip

- Evaluate advanced architectures
  - Asynchronous circuits, GALS
  - Reconfigurable devices
  - SOC, NOC
  - ...



- Evaluate advanced technologies
  - SOI
  - Memories MRAM
  - Technology shrinking
  - Nano-technologies
  - Above-IC power sources
  - Smart packaging
  - ...

- Anticipate attacker's means
  - Equipments
  - Towards hybrid attacks



- A lot of work...
  
- Towards a more collaborative approach
  - Sharing some competences and equipments
  - Objective comparison of counter-measures
  
- But with incorporate industrial constraints
  - Fears and secrets around cryptographic developments
  - Time and cost constraints