

**Polytech'Montpellier - MEA4
M2 EEA - Systèmes Microélectroniques**

Analog IC Design

From transistor biasing to current sources

Pascal Nouet - 2015/2016 - nouet@lirmm.fr

http://www.lirmm.fr/~nouet/homepage/lecture_ressources.html



Introduction / Background

- Small-signal parameters of the MOS transistor in the active region (g_m and r_{ds}) are both dependent to the saturation current \rightarrow MOST biasing is based on a current source
- MOS Transistor is a good current source in the active region
- Basic analog stage (e.g. a common source amplifier) is based on a pair of MOS transistor
 - one used as a voltage to current converter
 - one used as a current source



Pre-requisites / Content

- Pre-requisites
 - Good practice of solving electrical circuits (Node and Mesh laws)
 - Large- and small-signal models for MOST in strong-inversion
- Content
 - How to set-up a constant gate-source voltage for an MOS Transistor? → basic to advanced voltage references
 - Basic current source
 - Increasing output resistance
 - Advanced current sources for V_{dd} stability and large voltage swing






Outline

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^{\circ}C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources






Initial sizing of elementary self-biasing schemes

- Basic statement: a diode-connected MOST is always biased in the active region (if not in the OFF-state)
- 3 basic scheme may allow to control the biasing point of the MOST:
 - one pull-up diode-connected PMOS transistor
 - one pull-up resistor
 - one quasi-ideal current-source



Initial sizing of elementary self-biasing schemes

- Let's design the following circuits to deliver 0.7V under 10μA with Vdd=3.3V... The internal resistance of the current source will be Rg=1MΩ.



$$I_{dsn} = I_{dsp} = I_{dsat} = 10 \mu A$$

$$V_{effp} = 1.9V; V_{effn} = 0.2V$$

$$\left. \frac{W}{L} \right|_n = \frac{2I_{dsat}}{\mu_n C_{ox}} \frac{1}{V_{effn}^2} = 3.57$$

$$\left. \frac{W}{L} \right|_p = \frac{2I_{dsat}}{\mu_p C_{ox}} \frac{1}{V_{effp}^2} = 0.11$$

$$R_p = \frac{2.6V}{10 \mu A} = 260k\Omega$$

$$\left. \frac{W}{L} \right|_n = \frac{2I_{dsat}}{\mu_n C_{ox}} \frac{1}{V_{effn}^2} = 3.57$$

$$I(R_g) = \frac{2.6V}{1M\Omega} = 2.6 \mu A$$

$$I_p = 7.4 \mu A$$

$$\left. \frac{W}{L} \right|_n = \frac{2I_{dsat}}{\mu_n C_{ox}} \frac{1}{V_{effn}^2} = 3.57$$




Outline

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^{\circ}C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources




Alternative self-biasing schemes

- Two outputs circuits
- Dual PMOS for output w.r.t V_{dd}
- Silicon surface considerations




Outline

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^\circ C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources




Impact of V_{dd} variations




$$I_{pp} = \frac{\mu_p C_{ox} W}{2 L} (V_{dd} - V_{out} - |V_{tp}|)^2 \quad I_{pn} = \frac{\mu_n C_{ox} W}{2 L} (V_{out} - V_{in})^2$$

$$\frac{\partial I_p}{\partial V_{dd}} = ?$$




$$\frac{\partial I_p}{\partial V_{dd}} =$$


$$\frac{\partial V_{out}}{\partial V_{dd}} =$$



V_{out} (V)	I_{pn} (W/L=0,62) (μA)	I_{pp} (W/L=1,73; Vdd=5V) (μA)	I_{pp} (W/L=1,73; Vdd=6V) (μA)
0	0	0	0
1	~5	~280	~280
2	~40	~180	~180
3	~150	~50	~100
4	~250	~10	~20
5	~300	~0	~0



Impact of V_{dd} variations




$$V_{dd} - V_{out} = R_p \cdot I_p$$

$$I_p = \frac{\mu_n C_{ox}}{2} \frac{W}{L} V_{eff}^2$$

$$I_p = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{dd} - R_p I_p - V_t)^2$$


$$V_{out}; I_p \Rightarrow R_p; V_{eff}; \frac{W}{L}$$


$\frac{\partial I_p}{\partial V_{dd}} = ?$




$$\frac{\partial I_p}{\partial V_{dd}} =$$

$$\frac{\partial V_{out}}{\partial V_{dd}} =$$





Impact of V_{dd} variations




$$I_{ds} = \frac{\mu_n C_{ox}}{2} \frac{W}{L} (V_{out} - V_t)^2$$


$$I_{ds} = I_p + \frac{V_{dd} - V_{out}}{R_g}$$


$$V_{out}; I_{ds} \Rightarrow \frac{W}{L} \quad \frac{\partial I_{ds}}{\partial V_{dd}} = ?$$

$\frac{\partial I_{ds}}{\partial V_{dd}} =$




$$\frac{\partial V_{out}}{\partial V_{dd}} =$$





Lab #1: Design of a voltage reference

- Specification: let's design a basic self-biased MOS circuit to deliver two voltages equal respectively to $V_{dd}-0.8V$ and $V_{dd}-1.6V$. Try to optimize stability for V_{dd} varying +/- 10% around the nominal value (3.3V), power consumption and silicon area...
- Let's calculate the theoretical sensitivity of both output's voltage to V_{dd} ...
- Let's verify the previous value by simulation
- Let's simulate the sensitivity to temperature (-25°C up to 85°C)




V_{dd}-independent reference voltage


- How it works?
 - I_{bias} is independent of V_{dd}
 → V_A depends only of T₁ size and I_{bias}
- Assumption: I_{ds1}=I_{ds2}
 → I_{ds3} and I_{ds4} are then identical
 → V_{eff4}²=α·V_{eff3}²
- calculate I_{bias} from kirchoff's law:

$$V_{eff4} - V_{eff3} = V_{eff4} \left(\frac{\sqrt{\alpha} - 1}{\sqrt{\alpha}} \right) = R \cdot I_{bias}$$

$$V_{eff4} = \sqrt{\frac{2I_{bias} \cdot L_4}{\mu_p C_{ox} W_4}} \Rightarrow I_{bias} = \frac{2}{\mu_p C_{ox} R^2} \cdot \frac{L_4}{W_4} \cdot \left(\frac{\alpha - 1}{\alpha + \sqrt{\alpha}} \right)^2$$




$$\frac{W_3}{L_3} = \alpha \cdot \frac{W_4}{L_4}$$





Alternative configurations

- Stability to V_{dd} can be increased by reducing V_{ds}
- Delivering two independent voltages
- Delivering a voltage w.r.t. V_{dd}



$$\frac{W_1}{L_1} = \alpha \cdot \frac{W_2}{L_2}$$





$$\frac{W_5}{L_5} = \alpha \cdot \frac{W_4}{L_4}$$




Lab #2: Design of a voltage reference

- Specification: let's design a V_{dd} -independent reference voltage to deliver the same outputs as in Lab#1 with the same constraints.
- Let's calculate the theoretical sensitivity of both output's voltage to V_{dd} ...
- Let's verify the previous values by simulation
- Let's simulate the sensitivity to temperature (-25°C up to 85°C)



Outline



- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^{\circ}C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources





From Norton (Current) Source to MOS transistor

Practical Current Source \neq Norton source



Ideal Current supply
(e.g. "idc" within simulator)





Norton Source (Model)






MOST Drain-Source Current



Current mirroring principle







- **Biasing (Large Signal Analysis):**
 - T_1 is saturated $\rightarrow I_{in} = I_{ds1} = f(V_{gs1}) = f(V_{eff1})$
 - T_2 must be saturated to deliver a constant current
 - $V_{eff2} = V_{eff1} \rightarrow$ Output dynamic: $V_{ds} \geq V_{eff}$

$$I_s = I_{dsat} = \frac{\mu_n C_{ox}}{2} \frac{W}{L} V_{eff}^2 = I_{in}$$

- **Small-Signal Analysis**
 \rightarrow Output resistance

$$\frac{v_s}{i_s} = r_{ds2} = \frac{1}{\lambda I_{dsat}}$$





Elementary current mirror: summary

- Impact of I_{dsat}
 - Output resistance is divided by two when current is multiplied by two
- Impact of transistor size
 - Output resistance doubled when transistor length is multiplied by two (constant W/L)
- Useful equations
 - Working with both V_{eff} and length constant

$$\frac{i_s}{v_s} = \frac{1}{r_{ds}} = \frac{\partial I_{ds}}{\partial V_{ds}} \cong \lambda(V^{-1}) \cdot I_{dsat} (A)$$
 - General case $\rightarrow r_{ds} \propto L$

$$r_{ds} \cong \frac{V_e (V / \mu m) \cdot L (\mu m)}{I_{dsat} (A)} + r_0$$

The circuit diagram shows two transistors T_1 and T_2 in a current mirror configuration. The input current I_{in} is applied to the gate of T_1 , and the output current I_s is taken from the drain of T_2 . The output voltage is V_s .




Outline

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^\circ C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources






Degenerated source current mirror




- Large-Signal Analysis
 - T1 always saturated
 - Output dynamic \rightarrow saturation of T₂
- Small-Signal Analysis
 - Output resistance


$$I_s = I_{dsat} = \frac{\mu_n C_{ox}}{2} \frac{W}{L} V_{eff}^2 = I_{in}$$







 **Outline**

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^\circ C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources



Wilson current mirror


$I_{d1} = I_{d2} = I_{d3} = I_{d4} = I_{in}$

- Similar performance to cascode mirror

$$I_s = I_{dsat} = \frac{\mu_n C_{ox}}{2} \frac{W}{L} V_{eff}^2 = I_{in}$$





$$V_S > V_{in} + 2 \cdot V_{eff}$$

$$\frac{v_S}{i_s} \cong g_{m4} r_{ds1} r_{ds4}$$



PMOS Current Mirrors

- Every NMOS current mirror has a PMOS dual
- Characteristics are identical and easy to transpose: $V_{smin} \rightarrow V_{smax}, r_{out}$







$r_{out} \cong g_m r_{ds} r_{ds}$




Non-symmetrical mirrors


- Different ratio W/L may be used in the output branch (generally $X > 1 \rightarrow$ output current higher than reference current)
- Same V_{eff} for all transistors means current proportionnal to W/L :




Multiple outputs current mirrors


- One reference branch may be connected to as many output branches as necessary for the application
- Each output may deliver a different ratio of current
- Each output may have a different output resistance





 **Outline**

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^\circ C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources





From current mirrors towards current sources


- Analog Integrated Circuits are based on elementary stages
 - Voltage references
 - Current mirrors
 - **Current sources**
 - Amplifier stages

Current flowing through ground or from V_{dd}

$I=f(V)$









Resistance biasing

- NMOS current sources




$V_{out} > V_{eff}$

$1 : X$



$> V_{tn} + 2V_{eff}$


$1 : X$



$> V_{tn} + 2V_{eff}$


$1 : X$

- Sizing
 - Output dynamics $\rightarrow V_{eff}$
 - Output current (I_{out}) \rightarrow W/L of T_2 (T_4)
 - $X \rightarrow$ Reference current (I_{in}) \rightarrow W/L of T_1 (T_3), R_p




Output resistance calculation

(e.g. Wilson Current Source)



$1 : X$



$$i(R_p) = \frac{r_{ds1}}{R_p + r_{ds1} + \frac{1}{g_{m3}}} g_{m1} v_{gs1}$$


$$v_{g4} = -R_p \cdot i(R_p) = \frac{-g_{m1} r_{ds1} R_p}{R_p + r_{ds1} + \frac{1}{g_{m3}}} v_{gs1} = -A v_{gs1}$$

$$v_{gs4} = -(1+A) v_{gs1} = -(1+A) \frac{i_x}{g_{m2}} \approx -(1+g_{m1} R_p) \frac{i_x}{g_{m2}}$$

$$v_x = \frac{i_x}{g_{m2}} + r_{ds4} (i_x - g_{m4} v_{gs4})$$




$$v_x = \left(\frac{1}{g_{m2}} + r_{ds4} + (1+A) \frac{g_{m4}}{g_{m2}} r_{ds4} \right) i_x$$

$$r_{out} = \frac{1}{g_{m2}} + (2+A) \cdot r_{ds} \approx (2+g_{m1} R_p) \cdot r_{ds}$$





Transistor biasing

• NMOS Current Sources







- Output dynamics $\rightarrow V_{eff}$
- Output current (I_{out}) \rightarrow W/L of T_2 (T_4)
- X \rightarrow Reference current (I_{in}) \rightarrow W/L of T_1 (T_3), T_p





Resistance biasing



➔


$$V_1 = V_{eff1} + V_{tn}$$



$$I_{bias} = \frac{\mu_n C_{ox}}{2} \cdot \frac{W}{L} \cdot V_{eff1}^2$$

$$R_p = \frac{V_{dd} - V_1}{I_{bias}}$$

$$I_{bias} = I_{out} (T_1 = T_2)$$



Transistor biasing




➔




$$V_1 = V_{eff1} + V_{tn}$$



$$I_{bias} = \frac{\mu_n C_{ox}}{2} \cdot \frac{W_1}{L_1} \cdot V_{eff1}^2$$

$$I_{bias} = \frac{\mu_p C_{ox}}{2} \cdot \frac{W_3}{L_3} \cdot (V_{dd} - V_1 - |V_{tp}|)^2$$

$$I_{bias} = I_{out} (T_1 = T_2)$$










Outline

- Voltage references
 - Elementary self-biasing schemes
 - Some other elementary self-biasing schemes
 - Sensitivity to V_{dd} and $T^\circ C$ variations
 - Advanced voltage references
- Current mirror
 - Elementary current mirror
 - Elementary stages for increased output resistance
 - Other elementary current mirrors
- Elementary current sources
- Overview of advanced current sources
- PMOS current sources




V_{dd} -independent current sources

- Principle: a resistor implement a feedback that tends to reduce current variations
- Sizing methods
 - Choice of I_{bias} and α (generally, 4, 9 or 16)
- I_{bias} is not sensitive to V_{dd} variations
 - Assuming identical currents in T_1 and T_2 leads to an expression of I_{bias} depending of T_4 , T_5 et R




$$\frac{W_5}{L_5} = \alpha \cdot \frac{W_4}{L_4}$$




V_{dd} -independent current sources


- Other configurations
 - Dual circuit in PMOS (current from V_{dd})
 - Increased stability by reduction of V_{ds2} and V_{ds5}
 - Power consumption
 - asymmetrical current mirror



$$\frac{W_2}{L_2} = \alpha \cdot \frac{W_1}{L_1}$$


$$\frac{W_5}{L_5} = \alpha \cdot \frac{W_4}{L_4}$$






V_{dd} - independent and increased output resistance


- V_{dd} -independent
 - R, T_4 and T_5 to set value of I_{bias} independently of V_{dd}
- Reduced power consumption
 - asymmetrical current mirror
- High-voltage operation
 - T_3 and T_6 are optional
- Increased R_{out}
 - Cascode output
 - Problem → output range of operation





Increasing output dynamic range

- Principle



$$V_{eff} = V_{gs} - V_{tn}$$


$$V_{ds1} = V_{gs1} = V_{eff} + V_{tn}$$

$$V_{gs3} = V_{ds1} + R \cdot I_{bias} - V_{s3} = V_{eff} + V_{tn}$$

$$\Rightarrow V_{ds2} = V_{s3} = R \cdot I_{bias} \geq V_{eff}$$


$$\Rightarrow V_{d3} \geq 2 \cdot V_{eff}$$

Trade-off between output range of operation and output resistance...



Increasing output dynamic range

- Implementation: large-swing cascode current source with V_{dd} -independent reference current





$$\frac{W_7}{L_7} = \alpha \cdot \frac{W_6}{L_6} \quad (\alpha > 1)$$

$$V_{eff6} = V_{eff7} + V_R \text{ avec } V_R = R \cdot I_{bias}$$

$$V_{eff6} = \sqrt{\alpha} \cdot V_{eff7}$$

$$\frac{W_1}{L_1} = \frac{W_2}{L_2} = \frac{W_3}{L_3} = 4 \cdot \frac{W_5}{L_5} = 4 \cdot \frac{W_9}{L_9}$$





Current sources

- Overview of main characteristics

	Impact of V_{dd}	Output resistance	Output range of operation
Basic current source	$\pm 25\%$	625k Ω	> 0,8V
V_{dd} -independent current source	$\pm 2,3\%$	500k Ω	> 0,9V
V_{dd} -independent current source with cascoded output	$\pm 0,02\%$	80M Ω	> 1V
Large-swing V_{dd} -independent cascoded current source	$\pm 9\%$	3,54M Ω	> 0,3V
	$\pm 2,25\%$	4,88M Ω	> 0,3V



Références

- D. Johns and K. Martin, "Analog Integrated Circuit Design", John Wiley & Sons, Inc. 1997, ISBN 0-471-14448-7
- P. Allen and D. Holberg, "CMOS Analog Circuit Design", 2nd Edition, 2002, Oxford University Press, ISBN 0-19-511644-5
- B. Razavi, "Design of Analog CMOS Integrated Circuits", McGraw Hill, 2001, ISBN 0-07-238032-2
- P. Gray, P. Hurst, S. Lewis, and R.G. Meyer, "Analysis and Design of Analog Integrated Circuits", 4th Edition, John Wiley and Sons, 2001, ISBN 0-471-32168-0